

PIC16F84A Data Sheet

18-pin Enhanced FLASH/EEPROM

8-bit Microcontroller

Note the following details of the code protection feature on PICmicro[®] MCUs.

- The PICmicro family meets the specifications contained in the Microchip Data Sheet.
- Microchip believes that its family of PICmicro microcontrollers is one of the most secure products of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the PICmicro microcontroller in a manner outside the operating specifications contained in the data sheet. The person doing so may be engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable".
- Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our product.

If you have any further questions about this matter, please contact the local sales office nearest to you.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks


The Microchip name and logo, the Microchip logo, PIC, PICmicro, PICMASTER, PICSTART, PRO MATE, KEELOQ, SEEVAL, MPLAB and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

Total Endurance, ICSP, In-Circuit Serial Programming, Filter-Lab, MXDEV, microID, *Flex*ROM, *fuzzy*LAB, MPASM, MPLINK, MPLIB, PICC, PICDEM, PICDEM.net, ICEPIC, Migratable Memory, FanSense, ECONOMONITOR, Select Mode and microPort are trademarks of Microchip Technology Incorporated in the U.S.A.

Serialized Quick Term Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2001, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.





Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEEL00® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



PIC16F84A

18-pin Enhanced FLASH/EEPROM 8-Bit Microcontroller

High Performance RISC CPU Features:

- · Only 35 single word instructions to learn
- All instructions single-cycle except for program branches which are two-cycle
- Operating speed: DC 20 MHz clock input DC - 200 ns instruction cycle
- 1024 words of program memory
- · 68 bytes of Data RAM
- 64 bytes of Data EEPROM
- 14-bit wide instruction words
- 8-bit wide data bytes
- 15 Special Function Hardware registers
- Eight-level deep hardware stack
- Direct, indirect and relative addressing modes
- Four interrupt sources:
 - External RB0/INT pin
 - TMR0 timer overflow
 - PORTB<7:4> interrupt-on-change
 - Data EEPROM write complete


Peripheral Features:


- 13 I/O pins with individual direction control
- High current sink/source for direct LED drive
 - 25 mA sink max. per pin
 - 25 mA source max. per pin
- TMR0: 8-bit timer/counter with 8-bit programmable prescaler

Special Microcontroller Features:

- 10,000 erase/write cycles *Enhanced* FLASH Program memory typical
- 10,000,000 typical erase/write cycles EEPROM Data memory typical
- EEPROM Data Retention > 40 years
- In-Circuit Serial Programming[™] (ICSP[™]) via two pins
- Power-on Reset (POR), Power-up Timer (PWRT), Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own On-Chip RC Oscillator for reliable operation
- · Code protection
- Power saving SLEEP mode
- Selectable oscillator options

Pin Diagrams





CMOS Enhanced FLASH/EEPROM Technology:

- · Low power, high speed technology
- Fully static design
- Wide operating voltage range:
 - Commercial: 2.0V to 5.5V
 - Industrial: 2.0V to 5.5V
- Low power consumption:
 - < 2 mA typical @ 5V, 4 MHz
 - 15 μA typical @ 2V, 32 kHz
 - < 0.5 μA typical standby current @ 2V

Table of Contents

| 1.0 | Device Overview | | | | | |
|-------|--|----|--|--|--|--|
| 2.0 | Memory Organization | 5 | | | | |
| 3.0 | J/O Ports | 13 | | | | |
| 4.0 | I/O Ports | 15 | | | | |
| 5.0 | Timer0 Module | 19 | | | | |
| 6.0 | Special Features of the CPU | 21 | | | | |
| 7.0 | Special Features of the CPU | 35 | | | | |
| 8.0 | Development Support | 43 | | | | |
| 9.0 | Electrical Characteristics | 19 | | | | |
| 10.0 | DC/AC Characteristic Graphs | 31 | | | | |
| 11.0 | Packaging Information | 71 | | | | |
| Appe | ndix A: Revision History | 75 | | | | |
| Appe | ndix B: Conversion Considerations | 76 | | | | |
| Appe | ndix C: Migration from Baseline to Mid-Range Devices | 78 | | | | |
| Index | ndex | | | | | |
| On-Li | Dn-Line Support | | | | | |
| Read | Reader Response | | | | | |
| PIC16 | PIC16F84A Product Identification System | | | | | |

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@mail.microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.

1.0 DEVICE OVERVIEW

This document contains device specific information for the operation of the PIC16F84A device. Additional information may be found in the PICmicro[™] Mid-Range Reference Manual, (DS33023), which may be downloaded from the Microchip website. The Reference Manual should be considered a complementary document to this data sheet, and is highly recommended reading for a better understanding of the device architecture and operation of the peripheral modules.


The PIC16F84A belongs to the mid-range family of the PICmicro[®] microcontroller devices. A block diagram of the device is shown in Figure 1-1.

The program memory contains 1K words, which translates to 1024 instructions, since each 14-bit program memory word is the same width as each device instruction. The data memory (RAM) contains 68 bytes. Data EEPROM is 64 bytes.

There are also 13 I/O pins that are user-configured on a pin-to-pin basis. Some pins are multiplexed with other device functions. These functions include:

- External interrupt
- Change on PORTB interrupt
- Timer0 clock input

Table 1-1 details the pinout of the device with descriptions and details for each pin.





| Pin Name | PDIP No. | SOIC No. | SSOP No. | I/O/P Type | Buffer Type | Description |
|------------------|-------------|-------------|-------------|---------------|-----------------------|--|
| OSC1/CLKIN | 16 | 16 | 18 | I | ST/CMOS(3) | Oscillator crystal input/external clock source input. |
| OSC2/CLKOUT | 15 | 15 | 19 | 0 | _ | Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. In RC mode, OSC2 pin outputs CLKOUT, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate. |
| MCLR | 4 | 4 | 4 | I/P | ST | Master Clear (Reset) input/programming voltage input. This pin is an active low RESET to the device. |
| | | | | | | PORTA is a bi-directional I/O port. |
| RA0 | 17 | 17 | 19 | I/O | TTL | |
| RA1 | 18 | 18 | 20 | I/O | TTL | |
| RA2 | 1 | 1 | 1 | I/O | TTL | |
| RA3 | 2 | 2 | 2 | I/O | TTL | |
| RA4/T0CKI | 3 | 3 | 3 | I/O | ST | Can also be selected to be the clock input to the TMR0 timer/counter. Output is open drain type. |
| | | | | | (1) | PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs. |
| RB0/INT | 6 | 6 | 7 | I/O | TTL/ST ⁽¹⁾ | RB0/INT can also be selected as an external interrupt pin. |
| RB1 | 7 | 7 | 8 | I/O | TTL | |
| RB2 | 8 | 8 | 9 | I/O | TTL | |
| RB3 | 9 | 9 | 10 | I/O | TTL | |
| RB4 | 10 | 10 | 11 | I/O | TTL | Interrupt-on-change pin. |
| RB5 | 11 | 11 | 12 | I/O | TTL | Interrupt-on-change pin. |
| RB6 | 12 | 12 | 13 | I/O | TTL/ST ⁽²⁾ | Interrupt-on-change pin. Serial programming clock. |
| RB7 | 13 | 13 | 14 | I/O | TTL/ST ⁽²⁾ | Interrupt-on-change pin. Serial programming data. |
| Vss | 5 | 5 | 5,6 | Р | — | Ground reference for logic and I/O pins. |
| Vdd | 14 | 14 | 15,16 | Р | — | Positive supply for logic and I/O pins. |
| Legend: I= input | O = | Output | | I/O = Ir | put/Output | P = Power |

TABLE 1-1:PIC16F84A PINOUT DESCRIPTION

 $--= Not used \qquad TTL = TTL input \qquad ST = Schmitt Trigger input$ **Note 1:**This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

3: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

2.0 MEMORY ORGANIZATION

There are two memory blocks in the PIC16F84A. These are the program memory and the data memory. Each block has its own bus, so that access to each block can occur during the same oscillator cycle.

The data memory can further be broken down into the general purpose RAM and the Special Function Registers (SFRs). The operation of the SFRs that control the "core" are described here. The SFRs used to control the peripheral modules are described in the section discussing each individual peripheral module.

The data memory area also contains the data EEPROM memory. This memory is not directly mapped into the data memory, but is indirectly mapped. That is, an indirect address pointer specifies the address of the data EEPROM memory to read/write. The 64 bytes of data EEPROM memory have the address range 0h-3Fh. More details on the EEPROM memory can be found in Section 3.0.

Additional information on device memory may be found in the PICmicro[™] Mid-Range Reference Manual, (DS33023).


2.1 Program Memory Organization

The PIC16FXX has a 13-bit program counter capable of addressing an 8K x 14 program memory space. For the PIC16F84A, the first 1K x 14 (0000h-03FFh) are physically implemented (Figure 2-1). Accessing a location above the physically implemented address will cause a wraparound. For example, for locations 20h, 420h, 820h, C20h, 1020h, 1420h, 1820h, and 1C20h, the instruction will be the same.

The RESET vector is at 0000h and the interrupt vector is at 0004h.

FIGURE 2-1:

PROGRAM MEMORY MAP AND STACK - PIC16F84A



2.2 Data Memory Organization

The data memory is partitioned into two areas. The first is the Special Function Registers (SFR) area, while the second is the General Purpose Registers (GPR) area. The SFRs control the operation of the device.

Portions of data memory are banked. This is for both the SFR area and the GPR area. The GPR area is banked to allow greater than 116 bytes of general purpose RAM. The banked areas of the SFR are for the registers that control the peripheral functions. Banking requires the use of control bits for bank selection. These control bits are located in the STATUS Register. Figure 2-2 shows the data memory map organization.

Instructions MOVWF and MOVF can move values from the W register to any location in the register file ("F"), and vice-versa.

The entire data memory can be accessed either directly using the absolute address of each register file or indirectly through the File Select Register (FSR) (Section 2.5). Indirect addressing uses the present value of the RP0 bit for access into the banked areas of data memory.


Data memory is partitioned into two banks which contain the general purpose registers and the special function registers. Bank 0 is selected by clearing the RP0 bit (STATUS<5>). Setting the RP0 bit selects Bank 1. Each Bank extends up to 7Fh (128 bytes). The first twelve locations of each Bank are reserved for the Special Function Registers. The remainder are General Purpose Registers, implemented as static RAM.

2.2.1 GENERAL PURPOSE REGISTER FILE

Each General Purpose Register (GPR) is 8-bits wide and is accessed either directly or indirectly through the FSR (Section 2.5).

The GPR addresses in Bank 1 are mapped to addresses in Bank 0. As an example, addressing location 0Ch or 8Ch will access the same GPR.

FIGURE 2-2: REGISTER FILE MAP -PIC16F84A



2.3 Special Function Registers

The Special Function Registers (Figure 2-2 and Table 2-1) are used by the CPU and Peripheral functions to control the device operation. These registers are static RAM.

The special function registers can be classified into two sets, core and peripheral. Those associated with the core functions are described in this section. Those related to the operation of the peripheral features are described in the section for that specific feature.

| TABLE 2-1: SF | PECIAL FUNCTION REGISTER FILE SUMMARY |
|---------------|---------------------------------------|
|---------------|---------------------------------------|

| Addr | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on Power-on RESET | Details on page |
|--------|-----------------------|---|-----------------|--------------|----------------|---------------|-------------|-------------------|---------|-------------------------------|--------------------|
| Bank 0 | | | | | | | | | | | |
| 00h | INDF | Uses contents of FSR to address Data Memory (not a physical register) | | | | | | | | | 11 |
| 01h | TMR0 | 8-bit Rea | I-Time Cloc | k/Counter | | | | | | xxxx xxxx | 20 |
| 02h | PCL | Low Orde | er 8 bits of tl | ne Progra | m Counter (P | C) | | | | 0000 0000 | 11 |
| 03h | STATUS ⁽²⁾ | IRP | RP1 | RP0 | TO | PD | Z | DC | С | 0001 1xxx | 8 |
| 04h | FSR | Indirect [| Data Memor | y Address | Pointer 0 | | | | | xxxx xxxx | 11 |
| 05h | PORTA ⁽⁴⁾ | — | — | — | RA4/T0CKI | RA3 | RA2 | RA1 | RA0 | x xxxx | 16 |
| 06h | PORTB ⁽⁵⁾ | RB7 | RB6 | RB5 | RB4 | RB3 | RB2 | RB1 | RB0/INT | xxxx xxxx | 18 |
| 07h | — | Unimpler | mented loca | tion, read | as '0' | | | | | — | — |
| 08h | EEDATA | EEPRON | /I Data Regi | ster | | | | | | xxxx xxxx | 13,14 |
| 09h | EEADR | EEPRON | /I Address R | egister | | | | | | XXXX XXXX | 13,14 |
| 0Ah | PCLATH | — | — | — | Write Buffer | for upper 5 | bits of the | PC ⁽¹⁾ | | 0 0000 | 11 |
| 0Bh | INTCON | GIE | EEIE | T0IE | INTE | RBIE | T0IF | INTF | RBIF | 0000 000x | 10 |
| Bank | 1 | | | | | | | | | | |
| 80h | INDF | Uses Co | ntents of FS | R to addre | ess Data Merr | nory (not a p | ohysical re | gister) | | | 11 |
| 81h | OPTION_REG | RBPU | INTEDG | T0CS | TOSE | PSA | PS2 | PS1 | PS0 | 1111 1111 | 9 |
| 82h | PCL | Low orde | er 8 bits of P | rogram Co | ounter (PC) | | • | | | 0000 0000 | 11 |
| 83h | STATUS ⁽²⁾ | IRP | RP1 | RP0 | TO | PD | Z | DC | С | 0001 1xxx | 8 |
| 84h | FSR | Indirect of | lata memory | address | pointer 0 | | | | | xxxx xxxx | 11 |
| 85h | TRISA | — | — | — | PORTA Data | Direction I | Register | | | 1 1111 | 16 |
| 86h | TRISB | PORTB I | Data Directio | on Registe | er | | | | | 1111 1111 | 18 |
| 87h | — | Unimpler | mented loca | tion, read | as '0' | | | | | — | — |
| 88h | EECON1 | — | — | _ | EEIF | WRERR | WREN | WR | RD | 0 x000 | 13 |
| 89h | EECON2 | EEPRON | I Control Re | egister 2 (r | not a physical | register) | | | | | 14 |
| 0Ah | PCLATH | — | — | — | Write buffer f | for upper 5 | bits of the | PC ⁽¹⁾ | | 0 0000 | 11 |
| 0Bh | INTCON | GIE | EEIE | T0IE | INTE | RBIE | T0IF | INTF | RBIF | 0000 000x | 10 |

Legend: x = unknown, u = unchanged. – = unimplemented, read as '0', q = value depends on condition

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a slave register for PC<12:8>. The contents of PCLATH can be transferred to the upper byte of the program counter, but the contents of PC<12:8> are never transferred to PCLATH.

2: The TO and PD status bits in the STATUS register are not affected by a MCLR Reset.

3: Other (non power-up) RESETS include: external RESET through MCLR and the Watchdog Timer Reset.

4: On any device RESET, these pins are configured as inputs.

5: This is the value that will be in the port output latch.

2.3.1 STATUS REGISTER

The STATUS register contains the arithmetic status of the ALU, the RESET status and the bank select bit for data memory.

As with any register, the STATUS register can be the destination for any instruction. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as $000u \ uluu$ (where u = unchanged).

Only the BCF, BSF, SWAPF and MOVWF instructions should be used to alter the STATUS register (Table 7-2), because these instructions do not affect any status bit.

- Note 1: The IRP and RP1 bits (STATUS<7:6>) are not used by the PIC16F84A and should be programmed as cleared. Use of these bits as general purpose R/W bits is NOT recommended, since this may affect upward compatibility with future products.
 - 2: The C and DC bits operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.
 - 3: When the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. The specified bit(s) will be updated according to device logic

REGISTER 2-1: STATUS REGISTER (ADDRESS 03h, 83h)

| | R/W-0 | R/W-0 | R/W-0 | R-1 | R-1 | R/W-x | R/W-x | R/W-x |
|---|--|---|---------------|-------------|--------------|---------------|---------------|---------------|
| | IRP | RP1 | RP0 | TO | PD | Z | DC | С |
| | bit 7 | | | | | | | bit 0 |
| bit 7-6 | Unimplem | ented: Main | tain as '0' | | | | | |
| bit 5 RP0 : Register Bank Select bits (used for direct addressing) | | | | | | | | |
| | 01 = Bank 1 (80h - FFh) 00 = Bank 0 (00h - 7Fh) | | | | | | | |
| bit 4 TO : Time-out bit | | | | | | | | |
| | | 1 = After power-up, CLRWDT instruction, or SLEEP instruction 0 = A WDT time-out occurred | | | | | | |
| bit 3 | PD: Power | -down bit | | | | | | |
| | | ower-up or lecution of the | | | on | | | |
| bit 2 Z : Zero bit | | | | | | | | |
| | | sult of an ar | | | | ro | | |
| bit 1 | DC : Digit c is reversed | - | oit (addwf, a | ADDLW,SUB | LW,SUBWF | instructions) | (for borrow, | the polarity |
| | | y-out from th ry-out from t | | | | urred | | |
| bit 0 | C : Carry/bo reversed) | orrow bit (AI | DDWF, ADDLI | W,SUBLW,S | UBWF inst | ructions) (fo | r borrow, the | e polarity is |
| | | y-out from th ry-out from t | | | | | | |
| | Note: | | | | | | | |
| | Legend: | | | | | | | |
| | R = Reada | ble bit | W = W | ritable bit | U = Unir | mplemented | bit, read as | '0' |
| | - n = Value a | at POR | '1' = Bit | is set | '0' = Bit is | s cleared | x = Bit is ur | known |

2.3.2 OPTION REGISTER

The OPTION register is a readable and writable register which contains various control bits to configure the TMR0/WDT prescaler, the external INT interrupt, TMR0, and the weak pull-ups on PORTB.

| Note: | When | the | prese | caler | is | as | signe | ed | to |
|-------|-----------------------|-------|-------|-------|----|------------|-------|----|-----|
| | the WI | DT (F | PSA = | '1'), | TM | R 0 | has | а | 1:1 |
| | prescaler assignment. | | | | | | | | |

REGISTER 2-2: OPTION REGISTER (ADDRESS 81h)

| | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
|---------|---|----------------------------------|------------------|---------------------------|-------|-------------------------|------------------------------|-------|
| | RBPU | INTEDG | TOCS | TOSE | PSA | PS2 | PS1 | PS0 |
| | bit 7 | · | | | | | | bit 0 |
| bit 7 | RBPU: PC | ORTB Pull-up | Enable bit | | | | | |
| | 1 = PORTB pull-ups are disabled 0 = PORTB pull-ups are enabled by individual port latch values | | | | | | | |
| bit 6 | INTEDG: | nterrupt Edg | e Select bit | | | | | |
| | | upt on rising upt on falling | • | • | | | | |
| bit 5 | TOCS: TM | R0 Clock So | urce Select | bit | | | | |
| | | ition on RA4, al instruction | | (CLKOUT) | | | | |
| bit 4 | TOSE: TM | R0 Source E | dge Select I | oit | | | | |
| | | nent on high nent on low- | | | | | | |
| bit 3 | PSA: Pres | caler Assign | ment bit | | | | | |
| | | aler is assigr aler is assigr | | | e | | | |
| bit 2-0 | PS2:PS0: | Prescaler Ra | ate Select bi | ts | | | | |
| | Bit Value | TMR0 Rate | WDT Rate | | | | | |
| | 000 | 1:2 | 1:1 | | | | | |
| | 001 010 | 1:4 1:8 | 1:2 1:4 | | | | | |
| | 011 | 1:16 | 1:8 | | | | | |
| | 100 101 | 1 : 32 1 : 64 | 1 : 16 1 : 32 | | | | | |
| | 110 | 1:128 | 1:64 | | | | | |
| | 111 | 1 : 256 | 1 : 128 | | | | | |
| | Lenerd | | | | | | |] |
| | Legend: R = Reada | abla bit | | kitabla bit | | o plamanta d | hit road as | ·0' |
| | R = Reada - n = Value | | | /ritable bit it is set | | nplemented s cleared | bit, read as x = Bit is u | |
| | | | 1 = D | 11 13 301 | | 3 UCAIEU | | |

2.3.3 INTCON REGISTER

The INTCON register is a readable and writable register that contains the various enable bits for all interrupt sources.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>).

REGISTER 2-3: INTCON REGISTER (ADDRESS 0Bh, 8Bh)

- n = Value at POR

| | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-x |
|-------|-------------|-----------------------------|----------------|---------------------------|---------------------------|--------------|----------------|-------|
| | GIE | EEIE | TOIE | INTE | RBIE | TOIF | INTF | RBIF |
| | bit 7 | | | | | | | bit 0 |
| | | | | | | | | |
| bit 7 | GIE: Globa | al Interrupt E | nable bit | | | | | |
| | | s all unmas | | ots | | | | |
| | | es all interru | • | | | | | |
| bit 6 | | Vrite Comple | • | | | | | |
| | | s the EE Wi | | te interrupts | | | | |
| bit 5 | | 0 Overflow I | • | | | | | |
| | | s the TMR0 | • | | | | | |
| | 0 = Disable | es the TMRC |) interrupt | | | | | |
| bit 4 | INTE: RB0 | /INT Externa | al Interrupt | Enable bit | | | | |
| | | s the RB0/I | | • | | | | |
| | | es the RB0/I | | • | | | | |
| bit 3 | | Port Change | • | | | | | |
| | | s the RB po es the RB po | | | | | | |
| bit 2 | | 0 Overflow I | • | | | | | |
| | | | • | • | eared in softwa | re) | | |
| | | register did | | • | | , | | |
| bit 1 | INTF: RB0/ | INT Externa | al Interrupt I | Flag bit | | | | |
| | | | • | • | must be cleared | l in softwar | e) | |
| | | | | t did not occ | cur | | | |
| bit 0 | | Port Change | | • | | | <i>(</i> ,) | |
| | | | - | ins changed /e changed | l state (must be state | cleared in | software) | |
| | | | | o onangeu | | | | |
| | Legend: | | | | | | | |
| | R = Reada | ble bit | VV = V | Vritable bit | U = Unimpl | emented b | it, read as '(|)' |
| | 1 | | | | | | | |

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

2.4 PCL and PCLATH

The program counter (PC) specifies the address of the instruction to fetch for execution. The PC is 13 bits wide. The low byte is called the PCL register. This register is readable and writable. The high byte is called the PCH register. This register contains the PC<12:8> bits and is not directly readable or writable. If the program counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP. All updates to the PCH register go through the PCLATH register.

2.4.1 STACK

The stack allows a combination of up to 8 program calls and interrupts to occur. The stack contains the return address from this branch in program execution.

Mid-range devices have an 8 level deep x 13-bit wide hardware stack. The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not modified when the stack is PUSHed or POPed.

After the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

2.5 Indirect Addressing; INDF and FSR Registers

The INDF register is not a physical register. Addressing INDF actually addresses the register whose address is contained in the FSR register (FSR is a *pointer*). This is indirect addressing.

EXAMPLE 2-1: INDIRECT ADDRESSING

- Register file 05 contains the value 10h
- Register file 06 contains the value 0Ah
- Load the value 05 into the FSR register
- A read of the INDF register will return the value of 10h
- Increment the value of the FSR register by one (FSR = 06)
- A read of the INDF register now will return the value of 0Ah.


Reading INDF itself indirectly (FSR = 0) will produce 00h. Writing to the INDF register indirectly results in a no-operation (although STATUS bits may be affected).

A simple program to clear RAM locations 20h-2Fh using indirect addressing is shown in Example 2-2.

EXAMPLE 2-2: HOW TO CLEAR RAM USING INDIRECT ADDRESSING

| | movlw | 0x20 | ;initialize pointer |
|--------|-------|-------|----------------------|
| | movwf | FSR | ;to RAM |
| NEXT | clrf | INDF | clear INDF register; |
| | incf | FSR | ;inc pointer |
| | btfss | FSR,4 | ;all done? |
| | goto | NEXT | ;NO, clear next |
| CONTIN | IUE | | |
| | : | | ;YES, continue |
| | | | |

An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 2-3. However, IRP is not used in the PIC16F84A.



3.0 DATA EEPROM MEMORY

The EEPROM data memory is readable and writable during normal operation (full VDD range). This memory is not directly mapped in the register file space. Instead it is indirectly addressed through the Special Function Registers. There are four SFRs used to read and write this memory. These registers are:

- EECON1
- EECON2 (not a physically implemented register)
- EEDATA
- EEADR

EEDATA holds the 8-bit data for read/write, and EEADR holds the address of the EEPROM location being accessed. PIC16F84A devices have 64 bytes of data EEPROM with an address range from 0h to 3Fh.

The EEPROM data memory allows byte read and write. A byte write automatically erases the location and writes the new data (erase before write). The EEPROM data memory is rated for high erase/write cycles. The write time is controlled by an on-chip timer. The writetime will vary with voltage and temperature as well as from chip to chip. Please refer to AC specifications for exact limits.

When the device is code protected, the CPU may continue to read and write the data EEPROM memory. The device programmer can no longer access this memory.

Additional information on the Data EEPROM is available in the PICmicro[™] Mid-Range Reference Manual (DS33023).

REGISTER 3-1: EECON1 REGISTER (ADDRESS 88h)

| | U-0 | U-0 | U-0 | R/W-0 | R/W-x | R/W-0 | R/S-0 | R/S-0 | |
|---------|---|--|---|-------------|--------------|--------------|--------------|-----------|--|
| | | _ | _ | EEIF | WRERR | WREN | WR | RD | |
| | bit 7 | | | | | | | bit 0 | |
| | | | | | | | | | |
| bit 7-5 | Unimplemented: Read as '0' | | | | | | | | |
| bit 4 | EEIF: EEPROM Write Operation Interrupt Flag bit | | | | | | | | |
| | | 1 = The write operation completed (must be cleared in software) 0 = The write operation is not complete or has not been started | | | | | | | |
| bit 3 | WRERR: E | EPROM Er | ror Flag bit | | | | | | |
| | 1 = A write operation is prematurely terminated (any MCLR Reset or any WDT Reset during normal operation) 0 = The write operation completed | | | | | | | | |
| bit 2 | WREN: EE | PROM Writ | e Enable bit | | | | | | |
| | | write cycles write to the | | | | | | | |
| bit 1 | WR: Write | Control bit | | | | | | | |
| | can onl | y be set (no | tle. The bit is t cleared) in EEPROM is t | software. | hardware or | nce write is | complete. T | he WR bit | |
| bit 0 | RD: Read | Control bit | | | | | | | |
| | 1 = Initiates an EEPROM read RD is cleared in hardware. The RD bit can only be set (not cleared) in software. 0 = Does not initiate an EEPROM read | | | | | | | | |
| | | | | | | | | 1 | |
| | Legend: | | | | | | | | |
| | R = Reada | ble bit | W = W | ritable bit | U = Unim | plemented | bit, read as | '0' | |
| | - n = Value | at POR | '1' = B | it is set | '0' = Bit is | s cleared | x = Bit is u | nknown | |

3.1 Reading the EEPROM Data Memory

To read a data memory location, the user must write the address to the EEADR register and then set control bit RD (EECON1<0>). The data is available, in the very next cycle, in the EEDATA register; therefore, it can be read in the next instruction. EEDATA will hold this value until another read or until it is written to by the user (during a write operation).

| EXAMPLE 3-1: DA | TA EEPROM READ |
|-----------------|----------------|
|-----------------|----------------|

| BCF | STATUS, RPO | ; Bank 0 |
|-------|-------------|-------------------|
| MOVLW | CONFIG_ADDR | ; |
| MOVWF | EEADR | ; Address to read |
| BSF | STATUS, RPO | ; Bank 1 |
| BSF | EECON1, RD | ; EE Read |
| BCF | STATUS, RPO | ; Bank 0 |
| MOVF | EEDATA, W | ; W = EEDATA |
| | | |

3.2 Writing to the EEPROM Data Memory

To write an EEPROM data location, the user must first write the address to the EEADR register and the data to the EEDATA register. Then the user must follow a specific sequence to initiate the write for each byte.

EXAMPLE 3-2: DATA EEPROM WRITE

| | BSF | STATUS, RPO | ; | Bank 1 |
|----------------|-------|--------------|---|---------------|
| | BCF | INTCON, GIE | ; | Disable INTs. |
| | BSF | EECON1, WREN | ; | Enable Write |
| | MOVLW | 55h | ; | |
| | MOVWF | EECON2 | ; | Write 55h |
| _ U | MOVLW | AAh | ; | |
| uired uence | MOVWF | EECON2 | ; | Write AAh |
| equir | BSF | EECON1,WR | ; | Set WR bit |
| eq | | | ; | begin write |
| പ്പ സ | BSF | INTCON, GIE | ; | Enable INTs. |
| | | | | |

The write will not initiate if the above sequence is not exactly followed (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. We strongly recommend that interrupts be disabled during this code segment. Additionally, the WREN bit in EECON1 must be set to enable write. This mechanism prevents accidental writes to data EEPROM due to errant (unexpected) code execution (i.e., lost programs). The user should keep the WREN bit clear at all times, except when updating EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated, clearing the WREN bit will not affect this write cycle. The WR bit will be inhibited from being set unless the WREN bit is set.

At the completion of the write cycle, the WR bit is cleared in hardware and the EE Write Complete Interrupt Flag bit (EEIF) is set. The user can either enable this interrupt or poll this bit. EEIF must be cleared by software.

3.3 Write Verify

Depending on the application, good programming practice may dictate that the value written to the Data EEPROM should be verified (Example 3-3) to the desired value to be written. This should be used in applications where an EEPROM bit will be stressed near the specification limit.

Generally, the EEPROM write failure will be a bit which was written as a '0', but reads back as a '1' (due to leakage off the bit).

EXAMPLE 3-3: WRITE VERIFY

| | BCF | STATUS, RPO | ; | Bank 0 |
|-----|-------|-------------|---|----------------------|
| | : | | ; | Any code |
| | : | | ; | can go here |
| | MOVF | EEDATA,W | ; | Must be in Bank 0 |
| | BSF | STATUS, RPO | ; | Bank 1 |
| EAD | | | | |
| | BSF | EECON1, RD | ; | YES, Read the |
| | | | ; | value written |
| | BCF | STATUS, RPO | ; | Bank 0 |
| | | | ; | |
| | | | ; | Is the value written |
| | | | ; | (in W reg) and |
| | | | ; | read (in EEDATA) |
| | | | ; | the same? |
| | | | ; | |
| | SUBWF | EEDATA, W | ; | |
| | BTFSS | STATUS, Z | ; | Is difference 0? |
| | GOTO | WRITE_ERR | ; | NO, Write error |
| | | | | |

TABLE 3-1: REGISTERS/BITS ASSOCIATED WITH DATA EEPROM

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on Power-on Reset | Value on all other RESETS |
|---------|--------|-------|---------------------------|-----------------------------|-------|-------|-------|-------|-------|-------------------------------|---------------------------------|
| 08h | EEDATA | EEPRO | EEPROM Data Register | | | | | | | | uuuu uuuu |
| 09h | EEADR | EEPRO | EEPROM Address Register | | | | | | | | uuuu uuuu |
| 88h | EECON1 | | — | — — EEIF WRERR WREN WR RD · | | | | | | | 0 d000 |
| 89h | EECON2 | EEPRO | EEPROM Control Register 2 | | | | | | | | |

R

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0', q = value depends upon condition. Shaded cells are not used by data EEPROM.

4.0 I/O PORTS

Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Additional information on I/O ports may be found in the PICmicro[™] Mid-Range Reference Manual (DS33023).

4.1 PORTA and TRISA Registers

PORTA is a 5-bit wide, bi-directional port. The corresponding data direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin).

| Note: | On a Power-on Reset, these pins are con- |
|-------|--|
| | figured as inputs and read as '0'. |

Reading the PORTA register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read. This value is modified and then written to the port data latch.

Pin RA4 is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin. The RA4/T0CKI pin is a Schmitt Trigger input and an open drain output. All other RA port pins have TTL input levels and full CMOS output drivers.

| EXAMPLE 4-1: | INITIALIZING PORTA |
|--------------|---------------------------|
| | |

| BCF | STATUS, RPO | ; | |
|-------|-------------|---|-----------------------|
| CLRF | PORTA | ; | Initialize PORTA by |
| | | ; | clearing output |
| | | ; | data latches |
| BSF | STATUS, RPO | ; | Select Bank 1 |
| MOVLW | 0x0F | ; | Value used to |
| | | ; | initialize data |
| | | ; | direction |
| MOVWF | TRISA | ; | Set RA<3:0> as inputs |
| | | ; | RA4 as output |
| | | ; | TRISA<7:5> are always |
| | | ; | read as '0'. |
| | | | |

FIGURE 4-1: BLOCK DIAGRAM OF




FIGURE 4-2:

BLOCK DIAGRAM OF PIN RA4




TABLE 4-1: PORTA FUNCTIONS

| Name | Bit0 | Buffer Type | Function |
|-----------|------|-------------|--|
| RA0 | bit0 | TTL | Input/output |
| RA1 | bit1 | TTL | Input/output |
| RA2 | bit2 | TTL | Input/output |
| RA3 | bit3 | TTL | Input/output |
| RA4/T0CKI | bit4 | ST | Input/output or external clock input for TMR0. Output is open drain type. |

Legend: TTL = TTL input, ST = Schmitt Trigger input

TABLE 4-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on Power-on Reset | Value on all other RESETS |
|---------|-------|-------|-------|-------|-----------|--------|--------|--------|--------|-------------------------------|---------------------------------|
| 05h | PORTA | _ | _ | | RA4/T0CKI | RA3 | RA2 | RA1 | RA0 | x xxxx | u uuuu |
| 85h | TRISA | _ | _ | _ | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 1 1111 | 1 1111 |

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are unimplemented, read as '0'.

4.2 PORTB and TRISB Registers

PORTB is an 8-bit wide, bi-directional port. The corresponding data direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

EXAMPLE 4-2: INITIALIZING PORTB

| BCF | STATUS, RPO | ; | |
|-------|-------------|---|-----------------------|
| CLRF | PORTB | ; | Initialize PORTB by |
| | | ; | clearing output |
| | | ; | data latches |
| BSF | STATUS, RPO | ; | Select Bank 1 |
| MOVLW | 0xCF | ; | Value used to |
| | | ; | initialize data |
| | | ; | direction |
| MOVWF | TRISB | ; | Set RB<3:0> as inputs |
| | | ; | RB<5:4> as outputs |
| | | ; | RB<7:6> as inputs |
| | | | |

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit $\overrightarrow{\mathsf{RBPU}}$ (OPTION<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

Four of PORTB's pins, RB7:RB4, have an interrupt-onchange feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupton-change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'ed together to generate the RB Port Change Interrupt with flag bit RBIF (INTCON<0>).

This interrupt can wake the device from SLEEP. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

FIGURE 4-3: BLOCK DIAGRAM OF PINS RB7:RB4





FIGURE 4-4:

BLOCK DIAGRAM OF PINS RB3:RB0



| Name | Bit | Buffer Type | I/O Consistency Function |
|---------|------|-----------------------|--|
| RB0/INT | bit0 | TTL/ST ⁽¹⁾ | Input/output pin or external interrupt input. Internal software programmable weak pull-up. |
| RB1 | bit1 | TTL | Input/output pin. Internal software programmable weak pull-up. |
| RB2 | bit2 | TTL | Input/output pin. Internal software programmable weak pull-up. |
| RB3 | bit3 | TTL | Input/output pin. Internal software programmable weak pull-up. |
| RB4 | bit4 | TTL | Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. |
| RB5 | bit5 | TTL | Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. |
| RB6 | bit6 | TTL/ST ⁽²⁾ | Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming clock. |
| RB7 | bit7 | TTL/ST ⁽²⁾ | Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming data. |

TABLE 4-3: PORTB FUNCTIONS

Legend: TTL = TTL input, ST = Schmitt Trigger.

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on Power-on Reset | Value on all other RESETS |
|---------|------------|--------|--------|--------|--------|--------|--------|--------|---------|-------------------------------|---------------------------------|
| 06h | PORTB | RB7 | RB6 | RB5 | RB4 | RB3 | RB2 | RB1 | RB0/INT | xxxx xxxx | uuuu uuuu |
| 86h | TRISB | TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 | 1111 1111 | 1111 1111 |
| 81h | OPTION_REG | RBPU | INTEDG | TOCS | T0SE | PSA | PS2 | PS1 | PS0 | 1111 1111 | 1111 1111 |
| 0Bh,8Bh | INTCON | GIE | EEIE | T0IE | INTE | RBIE | T0IF | INTF | RBIF | 0000 000x | 0000 000u |

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

5.0 TIMER0 MODULE

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- Readable and writable
- · Internal or external clock select
- Edge select for external clock
- 8-bit software programmable prescaler
- Interrupt-on-overflow from FFh to 00h

Figure 5-1 is a simplified block diagram of the Timer0 module.

Additional information on timer modules is available in the PICmicro[™] Mid-Range Reference Manual (DS33023).

5.1 Timer0 Operation

Timer0 can operate as a timer or as a counter.

Timer mode is selected by clearing bit TOCS (OPTION_REG<5>). In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting bit T0CS (OPTION_REG<5>). In Counter mode, Timer0 will increment, either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit, T0SE (OPTION_REG<4>). Clearing bit T0SE selects the rising edge. Restrictions on the external clock input are discussed below.

When an external clock input is used for Timer0, it must meet certain requirements. The requirements ensure the external clock can be synchronized with the internal phase clock (Tosc). Also, there is a delay in the actual incrementing of Timer0 after synchronization.

Additional information on external clock requirements is available in the PICmicro[™] Mid-Range Reference Manual, (DS33023).

5.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer, respectively (Figure 5-2). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that there is only one prescaler available which is mutually exclusively shared between the Timer0 module and the Watchdog Timer. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer, and vice-versa.

The prescaler is not readable or writable.

The PSA and PS2:PS0 bits (OPTION_REG<3:0>) determine the prescaler assignment and prescale ratio.

Clearing bit PSA will assign the prescaler to the Timer0 module. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4, ..., 1:256 are selectable.

Setting bit PSA will assign the prescaler to the Watchdog Timer (WDT). When the prescaler is assigned to the WDT, prescale values of 1:1, 1:2, ..., 1:128 are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT.

Note: Writing to TMR0 when the prescaler is assigned to Timer0 will clear the prescaler count, but will not change the prescaler assignment.




FIGURE 5-1: TIMER0 BLOCK DIAGRAM

5.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on the fly" during program execution).

Note: To avoid an unintended device RESET, a specific instruction sequence (shown in the PICmicro[™] Mid-Range Reference Manual, DS33023) must be executed when changing the prescaler assignment from Timer0 to the WDT. This sequence must be followed even if the WDT is disabled.

5.3 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h. This overflow sets bit T0IF (INTCON<2>). The interrupt can be masked by clearing bit T0IE (INTCON<5>). Bit T0IF must be cleared in software by the Timer0 module Interrupt Service Routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from SLEEP since the timer is shut-off during SLEEP.






TABLE 5-1: REGISTERS ASSOCIATED WITH TIMER0

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other RESETS |
|---------|------------|--------|-----------------------|-------|-------------------------------|--------------------|-------|-----------|-----------|-------------------------|---------------------------------|
| 01h | TMR0 | Timer0 | imer0 Module Register | | | | | | | xxxx xxxx | uuuu uuuu |
| 0Bh,8Bh | INTCON | GIE | EEIE | T0IE | INTE | RBIE | T0IF | T0IF INTF | | 0000 000x | 0000 000u |
| 81h | OPTION_REG | RBPU | INTEDG | TOCS | T0SE | TOSE PSA PS2 PS1 P | | PS0 | 1111 1111 | 1111 1111 | |
| 85h | TRISA | | _ | _ | PORTA Data Direction Register | | | | | 1 1111 | 1 1111 |

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0.

6.0 SPECIAL FEATURES OF THE CPU

What sets a microcontroller apart from other processors are special circuits to deal with the needs of real time applications. The PIC16F84A has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These features are:

- OSC Selection
- RESET
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP
- Code Protection
- ID Locations
- In-Circuit Serial Programming[™] (ICSP[™])

The PIC16F84A has a Watchdog Timer which can be shut-off only through configuration bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only. This design keeps the device in RESET while the power supply stabilizes. With these two timers on-chip, most applications need no external RESET circuitry.

SLEEP mode offers a very low current power-down mode. The user can wake-up from SLEEP through external RESET, Watchdog Timer Time-out or through an interrupt. Several oscillator options are provided to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select the various options.

Additional information on special features is available in the PICmicro[™] Mid-Range Reference Manual (DS33023).

6.1 Configuration Bits

The configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped in program memory location 2007h.

Address 2007h is beyond the user program memory space and it belongs to the special test/configuration memory space (2000h - 3FFFh). This space can only be accessed during programming.

REGISTER 6-1: PIC16F84A CONFIGURATION WORD

| R/P-u | R/P-u | R/P-u | R/P-u | R/P-u | R/P-u | R/P-u | R/P-u | R/P-u | R/P-u | R/P-u | R/P-u | R/P-u | R/P-u |
|----------|-------|--|---|-----------------------------------|-----------|-----------|-------|-------|-------|-------|-------|-------|-------|
| CP | CP | СР | СР | СР | СР | СР | СР | СР | CP | PWRTE | WDTE | F0SC1 | F0SC0 |
| bit13 | | | | | | | | | | | | | bit0 |
| bit 13-4 | | 1 = Co | de prote | ection bi ction dis n memor | abled | e protec | ted | | | | | | |
| bit 3 | | 1 = Pov | PWRTE : Power-up Timer Enable bit 1 = Power-up Timer is disabled 0 = Power-up Timer is enabled | | | | | | | | | | |
| bit 2 | | WDTE: Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled | | | | | | | | | | | |
| bit 1-0 | | 11 = R 10 = H 01 = X | EFOSCI C oscilla S oscilla T oscilla P oscilla | tor tor | ator Sele | ection bi | ts | | | | | | |

6.2 Oscillator Configurations

6.2.1 OSCILLATOR TYPES


The PIC16F84A can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1 and FOSC0) to select one of these four modes:

- LP Low Power Crystal
- XT Crystal/Resonator
- HS High Speed Crystal/Resonator
- RC Resistor/Capacitor

6.2.2 CRYSTAL OSCILLATOR/CERAMIC RESONATORS

In XT, LP, or HS modes, a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 6-1).

FIGURE 6-1: CRYSTAL/CERAMIC RESONATOR OPERATION (HS, XT OR LP OSC CONFIGURATION)



- Note 1: See Table 6-1 for recommended values of C1 and C2.
 - **2:** A series resistor (Rs) may be required for AT strip cut crystals.

The PIC16F84A oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, LP, or HS modes, the device can have an external clock source to drive the OSC1/CLKIN pin (Figure 6-2).




TABLE 6-1:CAPACITOR SELECTION FOR
CERAMIC RESONATORS

| Ranges Tes | ted: | | |
|---|--|---|--|
| Mode | Freq | OSC1/C1 | OSC2/C2 |
| XT | 455 kHz | 47 - 100 pF | 47 - 100 pF |
| | 2.0 MHz | 15 - 33 pF | 15 - 33 pF |
| | 4.0 MHz | 15 - 33 pF | 15 - 33 pF |
| HS | 8.0 MHz | 15 - 33 pF | 15 - 33 pF |
| | 10.0 MHz | 15 - 33 pF | 15 - 33 pF |
| id Hi of st gu its cc ap | ecommended entical to the r gher capacita the oscillato art-up time. Th uidance only. own charac onsult the reso opropriate val ents. | anges tested nce increases r, but also ir hese values a Since each re teristics, the mator manufa | in this table. Is the stability increases the refor design esonator has user should cturer for the |


| Note: | When using resonators with frequencies | | | | | | | |
|-------|--|--|--|--|--|--|--|--|
| | above 3.5 MHz, the use of HS mode rather | | | | | | | |
| | than XT mode, is recommended. HS mode | | | | | | | |
| | may be used at any VDD for which the | | | | | | | |
| | controller is rated. | | | | | | | |

TABLE 6-2:CAPACITOR SELECTION
FOR CRYSTAL OSCILLATOR

| Mode | Freq | OSC1/C1 | OSC2/C2 |
|-------|---|---|---|
| LP | 32 kHz | 68 - 100 pF | 68 - 100 pF |
| | 200 kHz | 15 - 33 pF | 15 - 33 pF |
| XT | 100 kHz | 100 - 150 pF | 100 - 150 pF |
| | 2 MHz | 15 - 33 pF | 15 - 33 pF |
| | 4 MHz | 15 - 33 pF | 15 - 33 pF |
| HS | 4 MHz | 15 - 33 pF | 15 - 33 pF |
| | 20 MHz | 15 - 33 pF | 15 - 33 pF |
| Note: | of the oscill start-up time guidance on mode, as we driving crysta cation. Sinc characteristic crystal ma values of ext | lator, but also a. These values ly. Rs may be all as XT mode als with low driv e each crysta cs, the user sho nufacturer for ternal component | tes the stability increases the are for design required in HS to avoid over- ve level specifi- l has its own buld consult the r appropriate ents. 30 pF is recom- |

6.2.3 RC OSCILLATOR

For timing insensitive applications, the RC device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) values, capacitor (CEXT) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types also affects the oscillation frequency, especially for low CEXT values. The user needs to take into account variation, due to tolerance of the external R and C components. Figure 6-3 shows how an R/C combination is connected to the PIC16F84A.



6.3 RESET

The PIC16F84A differentiates between various kinds of RESET:

- Power-on Reset (POR)
- MCLR during normal operation
- MCLR during SLEEP
- WDT Reset (during normal operation)
- WDT Wake-up (during SLEEP)

Figure 6-4 shows a simplified block diagram of the On-Chip RESET Circuit. The MCLR Reset path has a noise filter to ignore small pulses. The electrical specifications state the pulse width requirements for the $\overline{\text{MCLR}}$ pin.

Some registers are not affected in any RESET condition; their status is unknown on a POR and unchanged in any other RESET. Most other registers are reset to a "RESET state" on POR, MCLR or WDT Reset during normal operation and on MCLR during SLEEP. They are not affected by a WDT Reset during SLEEP, since this RESET is viewed as the resumption of normal operation.

Table 6-3 gives a description of RESET conditions for the program counter (PC) and the STATUS register. Table 6-4 gives a full description of RESET states for all registers.

The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits are set or cleared differently in different RESET situations (Section 6.7). These bits are used in software to determine the nature of the RESET.






TABLE 6-3: RESET CONDITION FOR PROGRAM COUNTER AND THE STATUS REGISTER

| Condition | Program Counter | STATUS Register |
|-------------------------------------|-----------------------|-----------------|
| Power-on Reset | 000h | 0001 1xxx |
| MCLR during normal operation | 000h | 000u uuuu |
| MCLR during SLEEP | 000h | 0001 0uuu |
| WDT Reset (during normal operation) | 000h | 0000 luuu |
| WDT Wake-up | PC + 1 | սսս0 Օսսս |
| Interrupt wake-up from SLEEP | PC + 1 ⁽¹⁾ | uuul Ouuu |

Legend: u = unchanged, x = unknown

Note 1: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

| TADLE 0-4. | | | | |
|----------------------|---------|----------------|---|--|
| Register | Address | Power-on Reset | MCLR during: – normal operation – SLEEP WDT Reset during normal operation | Wake-up from SLEEP: – through interrupt – through WDT Time-out |
| W | | xxxx xxxx | սսսս սսսս | uuuu uuuu |
| INDF | 00h | | | |
| TMR0 | 01h | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| PCL | 02h | 0000 0000 | 0000 0000 | PC + 1 ⁽²⁾ |
| STATUS | 03h | 0001 1xxx | 000q quuu (3) | uuuq quuu (3) |
| FSR | 04h | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| PORTA ⁽⁴⁾ | 05h | x xxxx | u uuuu | u uuuu |
| PORTB ⁽⁵⁾ | 06h | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| EEDATA | 08h | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| EEADR | 09h | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| PCLATH | 0Ah | 0 0000 | 0 0000 | u uuuu |
| INTCON | 0Bh | 0000 000x | 0000 000u | սսսս սսսս (1) |
| INDF | 80h | | | |
| OPTION_REG | 81h | 1111 1111 | 1111 1111 | uuuu uuuu |
| PCL | 82h | 0000 0000 | 0000 0000 | PC + 1 ⁽²⁾ |
| STATUS | 83h | 0001 1xxx | 000q quuu (3) | uuuq quuu ⁽³⁾ |
| FSR | 84h | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| TRISA | 85h | 1 1111 | 1 1111 | u uuuu |
| TRISB | 86h | 1111 1111 | 1111 1111 | uuuu uuuu |
| EECON1 | 88h | 0 x000 | 0 q000 | 0 uuuu |
| EECON2 | 89h | | | |
| PCLATH | 8Ah | 0 0000 | 0 0000 | u uuuu |
| INTCON | 8Bh | 0000 000x | 0000 000u | uuuu uuuu ⁽¹⁾ |

TABLE 6-4: RESET CONDITIONS FOR ALL REGISTERS

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition

Note 1: One or more bits in INTCON will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

3: Table 6-3 lists the RESET value for each specific condition.

4: On any device RESET, these pins are configured as inputs.

5: This is the value that will be in the port output latch.

6.4 Power-on Reset (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected (in the range of 1.2V - 1.7V). To take advantage of the POR, just tie the MCLR pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create Power-on Reset. A minimum rise time for VDD must be met for this to operate properly. See Electrical Specifications for details.

When the device starts normal operation (exits the RESET condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in RESET until the operating conditions are met.

For additional information, refer to Application Note AN607, "*Power-up Trouble Shooting*."

The POR circuit does not produce an internal RESET when VDD declines.

6.5 Power-up Timer (PWRT)

The Power-up Timer (PWRT) provides a fixed 72 ms nominal time-out (TPWRT) from POR (Figures 6-6 through 6-9). The Power-up Timer operates on an internal RC oscillator. The chip is kept in RESET as long as the PWRT is active. The PWRT delay allows the VDD to rise to an acceptable level (possible exception shown in Figure 6-9).

A configuration bit, PWRTE, can enable/disable the PWRT. See Register 6-1 for the operation of the PWRTE bit for a particular device.


The power-up time delay TPWRT will vary from chip to chip due to VDD, temperature, and process variation. See DC parameters for details.

6.6 Oscillator Start-up Timer (OST)


The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle delay (from OSC1 input) after the PWRT delay ends (Figure 6-6, Figure 6-7, Figure 6-8 and Figure 6-9). This ensures the crystal oscillator or resonator has started and stabilized.

The OST time-out (TOST) is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from SLEEP.

When VDD rises very slowly, it is possible that the TPWRT time-out and TOST time-out will expire before VDD has reached its final value. In this case (Figure 6-9), an external Power-on Reset circuit may be necessary (Figure 6-5).



EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- Note 1: External Power-on Reset circuit is required only if VDD power-up rate is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
 - 2: R < 40 k Ω is recommended to make sure that voltage drop across R does not exceed 0.2V (max leakage current spec on MCLR pin is 5 μ A). A larger voltage drop will degrade VIH level on the MCLR pin.
 - **3:** $R1 = 100\Omega$ to 1 k Ω will limit any current flowing into MCLR from external capacitor C, in the event of a MCLR pin breakdown due to ESD or EOS.




FIGURE 6-7: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2






FIGURE 6-8: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD): FAST VDD RISE TIME



PIC16F84A

FIGURE 6-9: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD): SLOW VDD RISE TIME



6.7 Time-out Sequence and _____ Power-down Status Bits (TO/PD)

On power-up (Figures 6-6 through 6-9), the time-out sequence is as follows:

- 1. PWRT time-out is invoked after a POR has expired.
- 2. Then, the OST is activated.

The total time-out will vary based on oscillator configuration and PWRTE configuration bit status. For example, in RC mode with the PWRT disabled, there will be no time-out at all.

TABLE 6-5:TIME-OUT IN VARIOUSSITUATIONS

| Oscillator | Powe | Wake-up | |
|---------------|---------------------|------------------|---------------|
| Configuration | PWRT Enabled | PWRT Disabled | from SLEEP |
| XT, HS, LP | 72 ms + 1024Tosc | 1024Tosc | 1024Tosc |
| RC | 72 ms | _ | _ |

Since the time-outs occur from the POR pulse, if $\overline{\text{MCLR}}$ is kept low long enough, the time-outs will expire. Then bringing $\overline{\text{MCLR}}$ high, execution will begin immediately (Figure 6-6). This is useful for testing purposes or to synchronize more than one PIC16F84A device when operating in parallel.

Table 6-6 shows the significance of the $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits. Table 6-3 lists the RESET conditions for some special registers, while Table 6-4 lists the RESET conditions for all the registers.

TABLE 6-6: STATUS BITS AND THEIR SIGNIFICANCE

| то | PD | Condition | | | | | | |
|----|----|-------------------------------------|--|--|--|--|--|--|
| 1 | 1 | Power-on Reset | | | | | | |
| 0 | х | llegal, TO is set on POR | | | | | | |
| x | 0 | Illegal, PD is set on POR | | | | | | |
| 0 | 1 | WDT Reset (during normal operation) | | | | | | |
| 0 | 0 | WDT Wake-up | | | | | | |
| 1 | 1 | MCLR during normal operation | | | | | | |
| 1 | 0 | MCLR during SLEEP or interrupt | | | | | | |
| | | wake-up from SLEEP | | | | | | |

6.8 Interrupts

The PIC16F84A has 4 sources of interrupt:

- External interrupt RB0/INT pin
- TMR0 overflow interrupt
- PORTB change interrupts (pins RB7:RB4)
- Data EEPROM write complete interrupt

The interrupt control register (INTCON) records individual interrupt requests in flag bits. It also contains the individual and global interrupt enable bits.

The global interrupt enable bit, GIE (INTCON<7>), enables (if set) all unmasked interrupts or disables (if cleared) all interrupts. Individual interrupts can be disabled through their corresponding enable bits in INTCON register. Bit GIE is cleared on RESET.


The "return from interrupt" instruction, RETFIE, exits interrupt routine as well as sets the GIE bit, which re-enables interrupts.

The RB0/INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register.

When an interrupt is responded to, the GIE bit is cleared to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with 0004h. For external interrupt events, such as the RB0/INT pin or PORTB change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency depends when the interrupt event occurs. The latency is the same for both one and two cycle instructions. Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid infinite interrupt requests.

Note: Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit.

FIGURE 6-10: INTERRUPT LOGIC



6.8.1 INT INTERRUPT

External interrupt on RB0/INT pin is edge triggered: either rising if INTEDG bit (OPTION_REG<6>) is set, or falling if INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, the INTF bit (INTCON<1>) is set. This interrupt can be disabled by clearing control bit INTE (INTCON<4>). Flag bit INTF must be cleared in software via the Interrupt Service Routine before re-enabling this interrupt. The INT interrupt can wake the processor from SLEEP (Section 6.11) only if the INTE bit was set prior to going into SLEEP. The status of the GIE bit decides whether the processor branches to the interrupt vector following wake-up.

6.8.2 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in TMR0 will set flag bit T0IF (INTCON<2>). The interrupt can be enabled/disabled by setting/clearing enable bit T0IE (INTCON<5>) (Section 5.0).

6.8.3 PORTB INTERRUPT

An input change on PORTB<7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit RBIE (INTCON<3>) (Section 4.2).

Note: For a change on the I/O pin to be recognized, the pulse width must be at least TCY wide.

6.8.4 DATA EEPROM INTERRUPT

At the completion of a data EEPROM write cycle, flag bit EEIF (EECON1<4>) will be set. The interrupt can be enabled/disabled by setting/clearing enable bit EEIE (INTCON<6>) (Section 3.0).

6.9 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users wish to save key register values during an interrupt (e.g., W register and STATUS register). This is implemented in software.

The code in Example 6-1 stores and restores the STATUS and W register's values. The user defined registers, W_TEMP and STATUS_TEMP are the temporary storage locations for the W and STATUS registers values.

Example 6-1 does the following:

- a) Stores the W register.
- b) Stores the STATUS register in STATUS_TEMP.
- c) Executes the Interrupt Service Routine code.
- d) Restores the STATUS (and bank select bit) register.
- e) Restores the W register.

| PUSH | MOVWF | W_TEMP | ; Copy W to TEMP register, |
|------|-------|---------------|---|
| | SWAPF | STATUS, W | ; Swap status to be saved into W |
| | MOVWF | STATUS_TEMP | ; Save status to STATUS_TEMP register |
| ISR | : | | : |
| | : | | ; Interrupt Service Routine |
| | : | | ; should configure Bank as required |
| | : | | ; |
| POP | SWAPF | STATUS_TEMP,W | ; Swap nibbles in STATUS_TEMP register |
| | | | ; and place result into W |
| | MOVWF | STATUS | ; Move W into STATUS register |
| | | | ; (sets bank to original state) |
| | SWAPF | W_TEMP, F | ; Swap nibbles in W_TEMP and place result in W_TEMP |
| | SWAPF | W TEMP, W | ; Swap nibbles in W TEMP and place result into W |
| | | | |

6.10 Watchdog Timer (WDT)

The Watchdog Timer is a free running On-Chip RC Oscillator which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. That means that the WDT will run even if the clock on the OSC1/CLKIN and OSC2/CLKOUT pins of the device has been stopped, for example, by execution of a SLEEP instruction. During normal operation, a WDT time-out generates a device RESET. If the device is in SLEEP mode, a WDT wake-up causes the device to wake-up and continue with normal operation. The WDT can be permanently disabled by programming configuration bit WDTE as a '0' (Section 6.1).

6.10.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms, (with no prescaler). The time-out periods vary with temperature, VDD and process variations from part to part (see DC specs). If longer time-out periods are desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT under software control by writing to the OPTION_REG register. Thus, time-out periods up to 2.3 seconds can be realized.

The CLRWDT and SLEEP instructions clear the WDT and the postscaler (if assigned to the WDT) and prevent it from timing out and generating a device RESET condition.

The $\overline{\text{TO}}$ bit in the STATUS register will be cleared upon a WDT time-out.

6.10.2 WDT PROGRAMMING CONSIDERATIONS

It should also be taken into account that under worst case conditions (VDD = Min., Temperature = Max., Max. WDT Prescaler), it may take several seconds before a WDT time-out occurs.






TABLE 6-7: SUMMARY OF REGISTERS ASSOCIATED WITH THE WATCHDOG TIMER

| Addr | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on Power-on Reset | Value on all other RESETS |
|-------|--------------|-------|--------|-------|-------|----------------------|-------|-------|-------|-------------------------------|---------------------------------|
| 2007h | Config. bits | (2) | (2) | (2) | (2) | PWRTE ⁽¹⁾ | WDTE | FOSC1 | FOSC0 | (2) | |
| 81h | OPTION_REG | RBPU | INTEDG | TOCS | T0SE | PSA | PS2 | PS1 | PS0 | 1111 1111 | 1111 1111 |

Legend: x = unknown. Shaded cells are not used by the WDT.

Note 1: See Register 6-1 for operation of the PWRTE bit.

2: See Register 6-1 and Section 6.12 for operation of the code and data protection bits.

6.11 Power-down Mode (SLEEP)

A device may be powered down (SLEEP) and later powered up (wake-up from SLEEP).

6.11.1 SLEEP

The Power-down mode is entered by executing the $\ensuremath{\mathtt{SLEEP}}$ instruction.

If enabled, the Watchdog Timer is cleared (but keeps running), the PD bit (STATUS<3>) is cleared, the TO bit (STATUS<4>) is set, and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, low, or hi-impedance).

For the lowest current consumption in SLEEP mode, place all I/O pins at either VDD or VSS, with no external circuitry drawing current from the I/O pins, and disable external clocks. I/O pins that are hi-impedance inputs should be pulled high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or VSS. The contribution from on-chip pull-ups on PORTB should be considered.

The $\overline{\text{MCLR}}$ pin must be at a logic high level (VIHMC).

It should be noted that a RESET generated by a WDT time-out does not drive the MCLR pin low.

6.11.2 WAKE-UP FROM SLEEP

The device can wake-up from SLEEP through one of the following events:

- 1. External RESET input on MCLR pin.
- 2. WDT wake-up (if WDT was enabled).
- 3. Interrupt from RB0/INT pin, RB port change, or data EEPROM write complete.

Peripherals cannot generate interrupts during SLEEP, since no on-chip Q clocks are present.

The first event ($\overline{\text{MCLR}}$ Reset) will cause a device RESET. The two latter events are considered a continuation of program execution. The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits can be used to determine the cause of a device RESET. The $\overline{\text{PD}}$ bit, which is set on power-up, is cleared when SLEEP is invoked. The $\overline{\text{TO}}$ bit is cleared if a WDT time-out occurred (and caused wake-up).

While the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up occurs regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction after the sLEEP instruction after the subject (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.




FIGURE 6-12: WAKE-UP FROM SLEEP THROUGH INTERRUPT

Note 1: XT, HS, or LP oscillator mode assumed.

- 2: TOST = 1024TOSC (drawing not to scale). This delay will not be there for RC osc mode.
- 3: GIE = '1' assumed. In this case after wake-up, the processor jumps to the interrupt routine. If GIE = '0', execution will continue in-line.

4: CLKOUT is not available in these osc modes, but shown here for timing reference.

6.11.3 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs **before** the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and PD bits will not be cleared.
- If the interrupt occurs **during or after** the execution of a SLEEP instruction, the device will immediately wake-up from SLEEP. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

6.12 Program Verification/Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

6.13 ID Locations

Four memory locations (2000h - 2004h) are designated as ID locations to store checksum or other code identification numbers. These locations are not accessible during normal execution but are readable and writable only during program/verify. Only the four Least Significant bits of ID location are usable.

6.14 In-Circuit Serial Programming

PIC16F84A microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground, and the programming voltage. Customers can manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product, allowing the most recent firmware or custom firmware to be programmed.

For complete details of Serial Programming, please refer to the In-Circuit Serial Programming[™] (ICSP[™]) Guide, (DS30277).

NOTES:

7.0 INSTRUCTION SET SUMMARY

Each PIC16CXX instruction is a 14-bit word, divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16CXX instruction set summary in Table 7-2 lists **byte-oriented**, **bit-oriented**, and **literal and control** operations. Table 7-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the address of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

TABLE 7-1: OPCODE FIELD DESCRIPTIONS

| Field | Description |
|-------|--|
| f | Register file address (0x00 to 0x7F) |
| W | Working register (accumulator) |
| b | Bit address within an 8-bit file register |
| k | Literal field, constant data or label |
| x | Don't care location (= 0 or 1) The assembler will generate code with $x = 0$. It is the recommended form of use for compat- ibility with all Microchip software tools. |
| d | Destination select; $d = 0$: store result in W, d = 1: store result in file register f. Default is d = 1 |
| PC | Program Counter |
| то | Time-out bit |
| PD | Power-down bit |

The instruction set is highly orthogonal and is grouped into three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s.

Table 7-2 lists the instructions recognized by the MPASM[™] Assembler.

Figure 7-1 shows the general formats that the instructions can have.


Note: To maintain upward compatibility with future PIC16CXX products, <u>do not use</u> the OPTION and TRIS instructions.

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

FIGURE 7-1: GENERAL FORMAT FOR INSTRUCTIONS



A description of each instruction is available in the PICmicro[™] Mid-Range Reference Manual (DS33023).

TABLE 7-2: PIC16CXXX INSTRUCTION SET

| Mnemonic, Description | | 14-Bit Opcode | | 9 | Status | | | | |
|-----------------------|------|---|---------|-------|--------|------|------|----------|-------|
| | | Description | Cycles | MSb | | | LSb | Affected | Notes |
| | | BYTE-ORIENTED FILE REGIS | TER OPE | RATIC | NS | | | | |
| ADDWF | f, d | Add W and f | 1 | 00 | 0111 | dfff | ffff | C,DC,Z | 1,2 |
| ANDWF | f, d | AND W with f | 1 | 00 | 0101 | dfff | ffff | Z | 1,2 |
| CLRF | f | Clear f | 1 | 00 | 0001 | lfff | ffff | Z | 2 |
| CLRW | - | Clear W | 1 | 00 | 0001 | 0xxx | xxxx | Z | |
| COMF | f, d | Complement f | 1 | 00 | 1001 | dfff | ffff | Z | 1,2 |
| DECF | f, d | Decrement f | 1 | 00 | 0011 | dfff | ffff | Z | 1,2 |
| DECFSZ | f, d | Decrement f, Skip if 0 | 1 (2) | 00 | 1011 | dfff | ffff | | 1,2,3 |
| INCF | f, d | Increment f | 1 | 00 | 1010 | dfff | ffff | Z | 1,2 |
| INCFSZ | f, d | Increment f, Skip if 0 | 1 (2) | 00 | 1111 | dfff | ffff | | 1,2,3 |
| IORWF | f, d | Inclusive OR W with f | 1 | 00 | 0100 | dfff | ffff | Z | 1,2 |
| MOVF | f, d | Move f | 1 | 00 | 1000 | dfff | ffff | Z | 1,2 |
| MOVWF | f | Move W to f | 1 | 00 | 0000 | lfff | ffff | | , |
| NOP | - | No Operation | 1 | 00 | 0000 | 0xx0 | 0000 | | |
| RLF | f, d | Rotate Left f through Carry | 1 | 00 | 1101 | dfff | ffff | С | 1,2 |
| RRF | f, d | Rotate Right f through Carry | 1 | 00 | 1100 | dfff | ffff | С | 1,2 |
| SUBWF | f, d | Subtract W from f | 1 | 00 | 0010 | dfff | ffff | C,DC,Z | 1,2 |
| SWAPF | f, d | Swap nibbles in f | 1 | 00 | 1110 | dfff | | -, -, | 1,2 |
| XORWF | f, d | Exclusive OR W with f | 1 | 00 | 0110 | dfff | | Z | 1,2 |
| | | BIT-ORIENTED FILE REGIST | | ATION | NS | | | | |
| BCF | f, b | Bit Clear f | 1 | 01 | 00bb | bfff | ffff | | 1,2 |
| BSF | f, b | Bit Set f | 1 | 01 | | bfff | | | 1,2 |
| BTFSC | f, b | Bit Test f, Skip if Clear | 1 (2) | 01 | 10bb | | ffff | | 3 |
| BTFSS | f, b | Bit Test f, Skip if Set | 1 (2) | 01 | 11bb | bfff | ffff | | 3 |
| | | LITERAL AND CONTROL | OPERATI | IONS | | | | | |
| ADDLW | k | Add literal and W | 1 | 11 | 111x | kkkk | kkkk | C,DC,Z | |
| ANDLW | k | AND literal with W | 1 | 11 | 1001 | kkkk | kkkk | Z | |
| CALL | k | Call subroutine | 2 | 10 | 0kkk | kkkk | kkkk | | |
| CLRWDT | - | Clear Watchdog Timer | 1 | 00 | 0000 | 0110 | 0100 | TO,PD | |
| GOTO | k | Go to address | 2 | 10 | 1kkk | kkkk | kkkk | - / | |
| IORLW | k | Inclusive OR literal with W | 1 | 11 | 1000 | | kkkk | Z | |
| MOVLW | k | Move literal to W | 1 | 11 | 00xx | kkkk | | | |
| RETFIE | - | Return from interrupt | 2 | 00 | 0000 | 0000 | 1001 | | |
| RETLW | k | Return with literal in W | 2 | 11 | | kkkk | | | |
| RETURN | - | Return from Subroutine | 2 | 00 | 0000 | 0000 | 1000 | | |
| SLEEP | - | Go into standby mode | 1 | 00 | 0000 | 0110 | 0011 | TO.PD | |
| SUBLW | k | Subtract W from literal | 1 | 11 | | kkkk | | C,DC,Z | |
| XORLW | k | Exclusive OR literal with W | 1 | 11 | | kkkk | | Z | |
| | | /O register is modified as a function of itself (a g | | | | | | | |

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

Note: Additional information on the mid-range instruction set is available in the PICmicro[™] Mid-Range MCU Family Reference Manual (DS33023).

7.1 Instruction Descriptions

| ADDLW | Add Literal and W |
|------------------|--|
| Syntax: | [<i>label</i>] ADDLW k |
| Operands: | $0 \le k \le 255$ |
| Operation: | $(W) + k \to (W)$ |
| Status Affected: | C, DC, Z |
| Description: | The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register. |

| BCF | Bit Clear f |
|------------------|---|
| Syntax: | [<i>label</i>] BCF f,b |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$ |
| Operation: | $0 \rightarrow (f < b >)$ |
| Status Affected: | None |
| Description: | Bit 'b' in register 'f' is cleared. |

| ADDWF | Add W and f |
|------------------|--|
| Syntax: | [<i>label</i>] ADDWF f,d |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$ |
| Operation: | (W) + (f) \rightarrow (destination) |
| Status Affected: | C, DC, Z |
| Description: | Add the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'. |

| BSF | Bit Set f |
|------------------|---|
| Syntax: | [<i>label</i>] BSF f,b |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$ |
| Operation: | $1 \rightarrow (f < b >)$ |
| Status Affected: | None |
| Description: | Bit 'b' in register 'f' is set. |

| ANDLW | AND Literal with W |
|------------------|--|
| Syntax: | [<i>label</i>] ANDLW k |
| Operands: | $0 \le k \le 255$ |
| Operation: | (W) .AND. (k) \rightarrow (W) |
| Status Affected: | Z |
| Description: | The contents of W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register. |

| ANDWF | AND W with f |
|------------------|---|
| Syntax: | [<i>label</i>] ANDWF f,d |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1 \right] \end{array}$ |
| Operation: | (W) .AND. (f) \rightarrow (destination) |
| Status Affected: | Z |
| Description: | AND the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'. |

| BTFSS | Bit Test f, Skip if Set |
|------------------|--|
| Syntax: | [<i>label</i>] BTFSS f,b |
| Operands: | $0 \le f \le 127$ $0 \le b < 7$ |
| Operation: | skip if (f) = 1 |
| Status Affected: | None |
| Description: | If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2TCY instruction. |

| BTFSC | Bit Test, Skip if Clear |
|------------------|--|
| Syntax: | [<i>label</i>] BTFSC f,b |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$ |
| Operation: | skip if (f) = 0 |
| Status Affected: | None |
| Description: | If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b' in register 'f' is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2TCY instruction. |

| CLRWDT | Clear Watchdog Timer |
|--------------------------------|--|
| Syntax: | [label] CLRWDT |
| Operands: | None |
| Operation: Status Affected: | $\begin{array}{l} 00h \rightarrow WDT \\ 0 \rightarrow WDT \ prescaler, \\ 1 \rightarrow \overline{TO} \\ 1 \rightarrow \overline{PD} \\ \overline{TO}, \ \overline{PD} \end{array}$ |
| Description: | CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set. |

| CALL | Call Subroutine |
|------------------|---|
| Syntax: | [<i>label</i>] CALL k |
| Operands: | $0 \le k \le 2047$ |
| Operation: | (PC)+ 1 \rightarrow TOS, k \rightarrow PC<10:0>, (PCLATH<4:3>) \rightarrow PC<12:11> |
| Status Affected: | None |
| Description: | Call Subroutine. First, return address (PC+1) is pushed onto the stack. The eleven-bit immedi- ate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction. |

| COMF | Complement f |
|------------------|---|
| Syntax: | [label] COMF f,d |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$ |
| Operation: | $(\overline{f}) \rightarrow (destination)$ |
| Status Affected: | Z |
| Description: | The contents of register 'f' are complemented. If 'd' is 0, the result is stored in W. If 'd' is 1, the result is stored back in register 'f'. |

| CLRF | Clear f |
|------------------|---|
| Syntax: | [<i>label</i>] CLRF f |
| Operands: | $0 \le f \le 127$ |
| Operation: | $\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$ |
| Status Affected: | Z |
| Description: | The contents of register 'f' are cleared and the Z bit is set. |

| CLRW | Clear W |
|------------------|---|
| Syntax: | [label] CLRW |
| Operands: | None |
| Operation: | $\begin{array}{l} 00h \rightarrow (W) \\ 1 \rightarrow Z \end{array}$ |
| Status Affected: | Z |
| Description: | W register is cleared. Zero bit (Z) is set. |

| DECF | Decrement f |
|------------------|---|
| Syntax: | [<i>label</i>] DECF f,d |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$ |
| Operation: | (f) - 1 \rightarrow (destination) |
| Status Affected: | Z |
| Description: | Decrement register 'f'. If 'd' is 0, the result is stored in the W regis- ter. If 'd' is 1, the result is stored back in register 'f'. |

| DECFSZ | Decrement f, Skip if 0 |
|------------------|---|
| Syntax: | [label] DECFSZ f,d |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$ |
| Operation: | (f) - 1 \rightarrow (destination); skip if result = 0 |
| Status Affected: | None |
| Description: | The contents of register 'f' are decremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 1, the next instruction is executed. If the result is 0, then a NOP is executed instead, making it a 2TCY instruction. |

| INCFSZ | Increment f, Skip if 0 |
|------------------|---|
| Syntax: | [label] INCFSZ f,d |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$ |
| Operation: | (f) + 1 \rightarrow (destination), skip if result = 0 |
| Status Affected: | None |
| Description: | The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 1, the next instruc- tion is executed. If the result is 0, a NOP is executed instead, making it a 2TCY instruction. |

| GOTO | Unconditional Branch |
|------------------|---|
| Syntax: | [<i>label</i>] GOTO k |
| Operands: | $0 \le k \le 2047$ |
| Operation: | $k \rightarrow PC<10:0>$ PCLATH<4:3> \rightarrow PC<12:11> |
| Status Affected: | None |
| Description: | GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two- cycle instruction. |

| IORLW | Inclusive OR Literal with W |
|------------------|---|
| Syntax: | [label] IORLW k |
| Operands: | $0 \le k \le 255$ |
| Operation: | (W) .OR. $k \rightarrow$ (W) |
| Status Affected: | Z |
| Description: | The contents of the W register are OR'ed with the eight-bit literal 'k'. The result is placed in the W register. |

| INCF | Increment f | IO |
|------------------|--|-----|
| Syntax: | [label] INCF f,d | Sy |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$ | Op |
| Operation: | (f) + 1 \rightarrow (destination) | Op |
| Status Affected: | Z | Sta |
| Description: | The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. | De |

| IORWF | Inclusive OR W with f |
|------------------|---|
| Syntax: | [label] IORWF f,d |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$ |
| Operation: | (W) .OR. (f) \rightarrow (destination) |
| Status Affected: | Z |
| Description: | Inclusive OR the W register with register 'f'. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. |

PIC16F84A

| MOVF | Move f |
|------------------|---|
| Syntax: | [label] MOVF f,d |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$ |
| Operation: | (f) \rightarrow (destination) |
| Status Affected: | Z |
| Description: | The contents of register f are moved to a destination dependant upon the status of d. If $d = 0$, des- tination is W register. If $d = 1$, the destination is file register f itself. d = 1 is useful to test a file register, since status flag Z is affected. |

| RETFIE | Return from Interrupt |
|------------------|--|
| Syntax: | [label] RETFIE |
| Operands: | None |
| Operation: | $TOS \rightarrow PC,$ 1 $\rightarrow GIE$ |
| Status Affected: | None |

| MOVLW | Move Literal to W | | |
|------------------|--|--|--|
| Syntax: | [<i>label</i>] MOVLW k | | |
| Operands: | $0 \le k \le 255$ | | |
| Operation: | $k \rightarrow (W)$ | | |
| Status Affected: | None | | |
| Description: | The eight-bit literal 'k' is loaded into W register. The don't cares will assemble as 0's. | | |

| RETLW | Return with Literal in W | | |
|------------------|---|--|--|
| Syntax: | [<i>label</i>] RETLW k | | |
| Operands: | $0 \le k \le 255$ | | |
| Operation: | $k \rightarrow (W);$ TOS $\rightarrow PC$ | | |
| Status Affected: | None | | |
| Description: | The W register is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction. | | |

| MOVWF | Move W to f | | |
|------------------|--|--|--|
| Syntax: | [<i>label</i>] MOVWF f | | |
| Operands: | $0 \le f \le 127$ | | |
| Operation: | $(W) \to (f)$ | | |
| Status Affected: | None | | |
| Description: | Move data from W register to register 'f'. | | |

| RETURN | Return from Subroutine | | |
|------------------|--|--|--|
| Syntax: | [label] RETURN | | |
| Operands: | None | | |
| Operation: | $TOS\toPC$ | | |
| Status Affected: | None | | |
| Description: | Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction. | | |

| NOP | No Operation | |
|------------------|---------------|--|
| Syntax: | [label] NOP | |
| Operands: | None | |
| Operation: | No operation | |
| Status Affected: | None | |
| Description: | No operation. | |

| RLF | Rotate Left f through Carry | |
|------------------|--|--|
| Syntax: | [label] RLF f,d | |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$ | |
| Operation: | See description below | |
| Status Affected: | С | |
| Description: | The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is stored back in register 'f'. Register f | |

| SUBLW | Subtract W from Literal | | |
|------------------|--|--|--|
| Syntax: | [<i>label</i>] SUBLW k | | |
| Operands: | $0 \le k \le 255$ | | |
| Operation: | $k \text{ - (W)} \rightarrow (W)$ | | |
| Status Affected: | C, DC, Z | | |
| Description: | The W register is subtracted (2's complement method) from the eight-bit literal 'k'. The result is placed in the W register. | | |

| RRF | Rotate Right f through Carry | | |
|------------------|---|--|--|
| Syntax: | [label] RRF f,d | | |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$ | | |
| Operation: | See description below | | |
| Status Affected: | С | | |
| Description: | The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. | | |
| | C Register f | | |

| SUBWF | Subtract W from f | | |
|------------------|---|--|--|
| Syntax: | [label] SUBWF f,d | | |
| Operands: | $0 \le f \le 127$ $d \in [0,1]$ | | |
| Operation: | (f) - (W) \rightarrow (destination) | | |
| Status Affected: | C, DC, Z | | |
| Description: | Subtract (2's complement method) W register from register 'f'. If 'd' is 0, the result is stored in the W regis- ter. If 'd' is 1, the result is stored back in register 'f'. | | |

SLEEP

| Syntax: | [label] SLEEP | |
|------------------|--|--|
| Operands: | None | |
| Operation: | $\begin{array}{l} 00h \rightarrow WDT, \\ 0 \rightarrow WDT \ prescaler, \\ 1 \rightarrow \overline{TO}, \\ 0 \rightarrow \overline{PD} \end{array}$ | |
| Status Affected: | TO, PD | |
| Description: | The power-down status bit, $\overline{\text{PD}}$ is cleared. Time-out status bit, $\overline{\text{TO}}$ is set. Watchdog Timer and its prescaler are cleared. The processor is put into SLEEP mode with the oscillator stopped. | |

| SWAPF | Swap Nibbles in f | | |
|------------------|--|--|--|
| Syntax: | [label] SWAPF f,d | | |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$ | | |
| Operation: | $(f<3:0>) \rightarrow (destination<7:4>), (f<7:4>) \rightarrow (destination<3:0>)$ | | |
| Status Affected: | None | | |
| Description: | The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0, the result is placed in W regis- ter. If 'd' is 1, the result is placed in register 'f'. | | |

| XORLW | Exclusive OR Literal with W | XORWF | Exclusive OR W with f |
|-------------------------|--|------------------|---|
| Syntax: | [<i>label</i>] XORLW k | Syntax: | [<i>label</i>] XORWF f,d |
| Operands: Operation: | $0 \le k \le 255$ (W) .XOR. $k \rightarrow$ (W) | Operands: | 0 ≤ f ≤ 127 d ∈ [0,1] |
| Status Affected: | Z | Operation: | (W) .XOR. (f) \rightarrow (destination) |
| Description: | The contents of the W register | Status Affected: | Z |
| | are XOR'ed with the eight-bit lit- eral 'k'. The result is placed in the W register. | Description: | Exclusive OR the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'. |

8.0 DEVELOPMENT SUPPORT

The PICmicro[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C17 and MPLAB C18 C Compilers
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - ICEPIC[™] In-Circuit Emulator
- In-Circuit Debugger
 - MPLAB ICD
- Device Programmers
 - PRO MATE[®] II Universal Device Programmer
- PICSTART[®] Plus Entry-Level Development Programmer
- Low Cost Demonstration Boards
 - PICDEM[™]1 Demonstration Board
 - PICDEM 2 Demonstration Board
 - PICDEM 3 Demonstration Board
 - PICDEM 17 Demonstration Board
 - KEELOQ[®] Demonstration Board

8.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8-bit microcontroller market. The MPLAB IDE is a Windows[®]-based application that contains:

- · An interface to debugging tools
 - simulator
 - programmer (sold separately)
 - emulator (sold separately)
 - in-circuit debugger (sold separately)
- · A full-featured editor
- · A project manager
- Customizable toolbar and key mapping
- · A status bar
- On-line help

The MPLAB IDE allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PICmicro emulator and simulator tools (automatically updates all project information)
- Debug using:
 - source files
 - absolute listing file
 - machine code

The ability to use MPLAB IDE with multiple debugging tools allows users to easily switch from the costeffective simulator to a full-featured emulator with minimal retraining.

8.2 MPASM Assembler

The MPASM assembler is a full-featured universal macro assembler for all PICmicro MCU's.

The MPASM assembler has a command line interface and a Windows shell. It can be used as a stand-alone application on a Windows 3.x or greater system, or it can be used through MPLAB IDE. The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, an absolute LST file that contains source lines and generated machine code, and a COD file for debugging.

The MPASM assembler features include:

- Integration into MPLAB IDE projects.
- User-defined macros to streamline assembly code.
- Conditional assembly for multi-purpose source files.
- Directives that allow complete control over the assembly process.

8.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI 'C' compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers, respectively. These compilers provide powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compilers provide symbol information that is compatible with the MPLAB IDE memory display.

8.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can also link relocatable objects from pre-compiled libraries, using directives from a linker script.

The MPLIB object librarian is a librarian for precompiled code to be used with the MPLINK object linker. When a routine from a library is called from another source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications. The MPLIB object librarian manages the creation and modification of library files.

The MPLINK object linker features include:

- Integration with MPASM assembler and MPLAB C17 and MPLAB C18 C compilers.
- Allows all memory areas to be defined as sections to provide link-time flexibility.

The MPLIB object librarian features include:

- Easier linking because single libraries can be included instead of many smaller files.
- Helps keep code maintainable by grouping related modules together.
- Allows libraries to be created and modules to be added, listed, replaced, deleted or extracted.

8.5 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC-hosted environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user-defined key press, to any of the pins. The execution can be performed in single step, execute until break, or trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and the MPLAB C18 C compilers and the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent multiproject software development tool.

8.6 MPLAB ICE High Performance Universal In-Circuit Emulator with MPLAB IDE

The MPLAB ICE universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers (MCUs). Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment (IDE), which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PICmicro microcontrollers.

The MPLAB ICE in-circuit emulator system has been designed as a real-time emulation system, with advanced features that are generally found on more expensive development tools. The PC platform and Microsoft[®] Windows[®] environment were chosen to best make these features available to you, the end user.

8.7 ICEPIC In-Circuit Emulator

The ICEPIC low cost, in-circuit emulator is a solution for the Microchip Technology PIC16C5X, PIC16C6X, PIC16C7X and PIC16CXXX families of 8-bit One-Time-Programmable (OTP) microcontrollers. The modular system can support different subsets of PIC16C5X or PIC16CXXX products through the use of interchangeable personality modules, or daughter boards. The emulator is capable of emulating without target application circuitry being present.

8.8 MPLAB ICD In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD, is a powerful, low cost, run-time development tool. This tool is based on the FLASH PICmicro MCUs and can be used to develop for this and other PICmicro microcontrollers. The MPLAB ICD utilizes the in-circuit debugging capability built into the FLASH devices. This feature, along with Microchip's In-Circuit Serial Programming[™] protocol, offers cost-effective in-circuit FLASH debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by watching variables, single-stepping and setting break points. Running at full speed enables testing hardware in realtime.

8.9 PRO MATE II Universal Device Programmer

The PRO MATE II universal device programmer is a full-featured programmer, capable of operating in stand-alone mode, as well as PC-hosted mode. The PRO MATE II device programmer is CE compliant.

The PRO MATE II device programmer has programmable VDD and VPP supplies, which allow it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for instructions and error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In stand-alone mode, the PRO MATE II device programmer can read, verify, or program PICmicro devices. It can also set code protection in this mode.

8.10 PICSTART Plus Entry Level Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient.

The PICSTART Plus development programmer supports all PICmicro devices with up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.

8.11 PICDEM 1 Low Cost PICmicro Demonstration Board

The PICDEM 1 demonstration board is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44, All necessary hardware and software is included to run basic demo programs. The user can program the sample microcontrollers provided with the PICDEM 1 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer, and easily test firmware. The user can also connect the PICDEM 1 demonstration board to the MPLAB ICE incircuit emulator and download the firmware to the emulator for testing. A prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push button switches and eight LEDs connected to PORTB.

8.12 PICDEM 2 Low Cost PIC16CXX Demonstration Board

The PICDEM 2 demonstration board is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM 2 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer, and easily test firmware. The MPLAB ICE in-circuit emulator may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push button switches, a potentiometer for simulated analog input, a serial EEPROM to demonstrate usage of the I2CTM bus and separate headers for connection to an LCD module and a keypad.

8.13 PICDEM 3 Low Cost PIC16CXXX Demonstration Board

The PICDEM 3 demonstration board is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with an LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM 3 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer with an adapter socket, and easily test firmware. The MPLAB ICE in-circuit emulator may also be used with the PICDEM 3 demonstration board to test firmware. A prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM 3 demonstration board is a LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM 3 demonstration board provides an additional RS-232 interface and Windows software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

8.14 **PICDEM 17** Demonstration Board

The PICDEM 17 demonstration board is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756A, PIC17C762 and PIC17C766. All necessary hardware is included to run basic demo programs, which are supplied on a 3.5-inch disk. A programmed sample is included and the user may erase it and program it with the other sample programs using the PRO MATE II device programmer, or the PICSTART Plus development programmer, and easily debug and test the sample code. In addition, the PICDEM 17 demonstration board supports downloading of programs to and executing out of external FLASH memory on board. The PICDEM 17 demonstration board is also usable with the MPLAB ICE in-circuit emulator, or the PICMASTER emulator and all of the sample programs can be run and modified using either emulator. Additionally, a generous prototype area is available for user hardware.

8.15 KEELOQ Evaluation and Programming Tools

KEELOQ evaluation and programming tools support Microchip's HCS Secure Data Products. The HCS evaluation kit includes a LCD display to show changing codes, a decoder to decode transmissions and a programming interface to program test transmitters.

TABLE 8-1: DEVELOPMENT TOOLS FROM MICROCHIP

| MPLAB® Integrated Development Environment MPLAB® C17 C Compiler | | PIC | ыся | PIC16 | PIC16 | PIC16 | PIC16 | PIC16 | PIC16 | PIC160 | PIC170 | DTIDIA | PIC18C | PIC18F | 83CX 52CX 54CX | хѕэн | MCRF | WCP25 |
|---|---|-----|------------|-------|-------|------------|-------|-------|-------|--------|--------|--------|--------|--------|----------------------|------|------|-------|
| | > | > | > | > | > | > | > | > | > | > | > | > | > | > | | | | |
| | | | | | | | | | | | ~ | ~ | | | | | | |
| MPLAB [®] C18 C Compiler | | | | | | | | | | | | | ~ | ~ | | | | |
| MPASM TM Assembler/ MPLINK TM Object Linker | > | > | > | ~ | ~ | > | > | > | > | > | > | > | > | > | > | > | | |
| MPLAB® ICE In-Circuit Emulator | > | > | ~ | > | **` | > | > | > | > | > | > | ~ | ~ | > | | | | |
| ICEPIC TM In-Circuit Emulator | | > | > | > | | > | > | > | | > | | | | | | | | |
| eb MPLAB® ICD In-Circuit Debugger Debugger | | | */ | | | *> | | | > | | | | | > | | | | |
| PICSTAR T [®] Plus Entry Level | > | > | > | > | **^ | > | > | > | > | > | > | > | > | > | | | | |
| କୁ PRO MATE® II Duniversal Device Programmer | > | > | > | > | **/^ | > | > | > | > | > | > | > | > | > | > | > | | |
| PICDEM TM 1 Demonstration Board | | > | | > | | ÷, | | > | | | > | | | | | | | |
| PICDEM TM 2 Demonstration Board | | | ^ + | | | ^ + | | ļ | | | | | > | > | | | | |
| PICDEM TM 3 Demonstration Board | | | | | | | | | | > | | | | | | | | |
| PICDEM TM 14A Demonstration | > | | | | | | | | | | | | | | | | | |
| | | | | | | | | L | | | | > | | | | | | |
| KEELoq® Evaluation Kit | | | | | | | | | | | | | | | | ~ | | |
| KEELoq® Transponder Kit | | | | | | | | | | | | | | | | ~ | | |
| microlD TM Programmer's Kit | | | | | | | | | | | | | | | | | > | |
| 125 kHz microlD™ Developer's Kit | | | | | | | | | | | | | | | | | > | |
| 125 kHz Anticollision microlD TM Developer's Kit | | | | | | | | | | | | | | | | | > | |
| 13.56 MHz Anticollision microlD™ Developer's Kit | | | | | | | | | | | | | | | | | > | |
| MCP2510 CAN Developer's Kit | | | | | | | | | | | | | | | | | | ~ |

© 2001 Microchip Technology Inc.

NOTES:

9.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †


| • | |
|--|----------------------|
| Ambient temperature under bias | |
| Storage temperature | 65°C to +150°C |
| Voltage on any pin with respect to Vss (except VDD, MCLR, and RA4) | 0.3V to (VDD + 0.3V) |
| Voltage on VDD with respect to Vss | |
| Voltage on MCLR with respect to Vss ⁽¹⁾ | |
| Voltage on RA4 with respect to Vss | 0.3 to +8.5V |
| Total power dissipation ⁽²⁾ | 800 mW |
| Maximum current out of Vss pin | |
| Maximum current into VDD pin | 100 mA |
| Input clamp current, Iк (Vi < 0 or Vi > VDD) | ± 20 mA |
| Output clamp current, loк (Vo < 0 or Vo > VDD) | ± 20 mA |
| Maximum output current sunk by any I/O pin | 25 mA |
| Maximum output current sourced by any I/O pin | 25 mA |
| Maximum current sunk by PORTA | 80 mA |
| Maximum current sourced by PORTA | 50 mA |
| Maximum current sunk by PORTB | 150 mA |
| Maximum current sourced by PORTB | 100 mA |
| Note 1. Voltage spikes below Vss at the \overline{MCLR} pin, inducing currents greater than 80 m/ | A may cause latch-up |


- **Note 1:** Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA, <u>may</u> cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR pin rather than pulling this pin directly to Vss.
 - **2:** Power dissipation is calculated as follows: Pdis = VDD x {IDD Σ IOH} + Σ {(VDD-VOH) x IOH} + Σ (VOI x IOL).

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIC16F84A







9.1 DC Characteristics

| | F84A-04 mercial, Ir | ndustrial) | | ard Op iting ter | | | ditions (unless otherwise stated) $0^{\circ}C \leq TA \leq +70^{\circ}C$ (commercial) $-40^{\circ}C \leq TA \leq +85^{\circ}C$ (industrial) $-40^{\circ}C \leq TA \leq +125^{\circ}C$ (extended) |
|---------------|-------------------------------|--|------------|---------------------|------------|--------|---|
| PIC16F | mercial, Ir 84A-20 | ndustrial, Extended) ndustrial, Extended) | | ard Op tting ter | | | ditions (unless otherwise stated) $0^{\circ}C \leq TA \leq +70^{\circ}C$ (commercial) $-40^{\circ}C \leq TA \leq +85^{\circ}C$ (industrial) $-40^{\circ}C \leq TA \leq +125^{\circ}C$ (extended) |
| Param No. | Symbol | Characteristic | Min | Тур† | Max | Units | Conditions |
| | Vdd | Supply Voltage | | | | | |
| D001 | | 16LF84A | 2.0 | — | 5.5 | V | XT, RC, and LP osc configuration |
| D001 D001A | | 16F84A | 4.0 4.5 | _ | 5.5 5.5 | V V | XT, RC and LP osc configuration HS osc configuration |
| D002 | Vdr | RAM Data Retention Voltage (Note 1) | 1.5 | _ | _ | V | Device in SLEEP mode |
| D003 | VPOR | VDD Start Voltage to ensure internal Power-on Reset signal | — | Vss | _ | V | See section on Power-on Reset for details |
| D004 | SVDD | VDD Rise Rate to ensure internal Power-on Reset signal | 0.05 | | _ | V/ms | |
| | Idd | Supply Current (Note 2) | | | | | |
| D010 | | 16LF84A | _ | 1 | 4 | mA | RC and XT osc configuration (Note 4) FOSC = 2.0 MHz, VDD = 5.5V |
| D010 | | 16F84A | _ | 1.8 | 4.5 | mA | RC and XT osc configuration (Note 4) Fosc = 4.0 MHz, VDD = 5.5V |
| D010A | | | — | 3 | 10 | mA | RC and XT osc configuration (Note 4) FOSC = 4.0 MHz, VDD = 5.5V (During FLASH programming) |
| D013 | | | - | 10 | 20 | mA | HS osc configuration (PIC16F84A-20) Fosc = 20 MHz, VDD = 5.5V |
| D014 | | 16LF84A | — | 15 | 45 | μA | LP osc configuration Fosc = 32 kHz, VDD = 2.0V, WDT disabled |

Legend: Rows with standard voltage device data only are shaded for improved readability.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

NR Not rated for operation.

- **Note 1:** This is the limit to which VDD can be lowered without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
 - The test conditions for all IDD measurements in active operation mode are:
 - OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD,
 - TOCKI = VDD, \overline{MCLR} = VDD; WDT enabled/disabled as specified.
 - **3:** The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
 - 4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula IR = VDD/2REXT (mA) with REXT in kOhm.
 - 5: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD measurement.

9.1 DC Characteristics (Continued)

| (Com | F84A-04 mercial, Ir | ndustrial) | Opera | ting ter | mperat | ure | ditions (unless otherwise stated) $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial) $-40^{\circ}C \le TA \le +125^{\circ}C$ (extended) |
|--------------|------------------------|--|-------|--------------------|------------|----------|---|
| PIC16F | mercial, Ir 84A-20 | ndustrial, Extended) ndustrial, Extended) | | ard Op ting ter | | - | ditions (unless otherwise stated) $0^{\circ}C \leq TA \leq +70^{\circ}C$ (commercial) $-40^{\circ}C \leq TA \leq +85^{\circ}C$ (industrial) $-40^{\circ}C \leq TA \leq +125^{\circ}C$ (extended) |
| Param No. | Symbol | Characteristic | Min | Тур† | Max | Units | Conditions |
| | IPD | Power-down Current (Note 3 |) | | | | |
| D020 | | 16LF84A | | | | | |
| D020 | | 16F84A-20 16F84A-04 | | | | | |
| D021A | | 16LF84A | _ | 0.4 | 1.0 | μΑ | VDD = 2.0V, WDT disabled, industrial |
| D021A | | 16F84A-20 16F84A-04 | | 1.5 1.0 | 3.5 3.0 | μΑ μΑ | VDD = 4.5V, WDT disabled, industrial VDD = 4.0V, WDT disabled, industrial |
| D021B | | 16F84A-20 16F84A-04 | | 1.5 1.0 | 5.5 5.0 | μΑ μΑ | VDD = 4.5V, WDT disabled, extended VDD = 4.0V, WDT disabled, extended |
| | | Module Differential Current (Note 5) | | | | | |
| D022 | Δ IWDT | Watchdog Timer | — | .20 | 16 | μA | VDD = 2.0V, Industrial, Commercial |
| | | | | 3.5 | 20 | μΑ | VDD = 4.0V, Commercial |
| | | | | 3.5 4.8 | 28 25 | μΑ μΑ | VDD = 4.0V, Industrial, Extended VDD = 4.5V, Commercial |
| | | | | 4.8 | 30 | μΑ | VDD = 4.5V, Industrial, Extended |

Legend: Rows with standard voltage device data only are shaded for improved readability.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

NR Not rated for operation.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

- 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
 - The test conditions for all IDD measurements in active operation mode are:
 - OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD,
 - TOCKI = VDD, \overline{MCLR} = VDD; WDT enabled/disabled as specified.
- **3:** The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
- 4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula IR = VDD/2REXT (mA) with REXT in kOhm.
- 5: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD measurement.

9.2 DC Characteristics:

PIC16F84A-04 (Commercial, Industrial) PIC16F84A-20 (Commercial, Industrial) PIC16LF84A-04 (Commercial, Industrial)

| | aracteris s Except | tics Power Supply Pins | Operating ten | nperati | ure 0°0 -40 | C ≤ 1 °C ≤ 1 | Aless otherwise stated) $\Gamma_A \le +70^{\circ}C$ (commercial) $\Gamma_A \le +85^{\circ}C$ (industrial) cribed in DC specifications |
|---------------|-----------------------|---|--------------------|---------|----------------|-----------------|---|
| Param No. | Symbol | Characteristic | Min | Тур† | Max | Units | Conditions |
| | VIL | Input Low Voltage | | | | | |
| | | I/O ports: | | | | | |
| D030 | | with TTL buffer | Vss | _ | 0.8 | V | $4.5V \le VDD \le 5.5V$ (Note 4) |
| D030A | | | Vss | _ | 0.16Vdd | V | Entire range (Note 4) |
| D031 | | with Schmitt Trigger buffer | Vss | — | 0.2Vdd | V | Entire range |
| D032 | | MCLR, RA4/T0CKI | Vss | — | 0.2Vdd | V | |
| D033 | | OSC1 (XT, HS and LP modes) | Vss | — | 0.3Vdd | V | (Note 1) |
| D034 | | OSC1 (RC mode) | Vss | _ | 0.1Vdd | V | |
| | Viн | Input High Voltage | | | | | |
| | | I/O ports: | | — | | | |
| D040 D040A | | with TTL buffer | 2.0 0.25VDD+0.8 | _ | Vdd Vdd | V V | 4.5V ≤ VDD ≤ 5.5V (Note 4) Entire range (Note 4) |
| D041 | | with Schmitt Trigger buffer | 0.8 Vdd | _ | Vdd | | Entire range |
| D042 | | MCLR, | 0.8 Vdd | _ | Vdd | V | |
| D042A | | RA4/T0CKI | 0.8 Vdd | _ | 8.5 | V | |
| D043 | | OSC1 (XT, HS and LP modes) | 0.8 Vdd | — | Vdd | V | (Note 1) |
| D043A | | OSC1 (RC mode) | 0.9 Vdd | | Vdd | V | |
| D050 | VHYS | Hysteresis of Schmitt Trigger Inputs | — | 0.1 | _ | V | |
| D070 | Ipurb | PORTB Weak Pull-up Current | 50 | 250 | 400 | μΑ | VDD = 5.0V, VPIN = VSS |
| | lı∟ | Input Leakage Current (Notes 2, 3) | | | | | |
| D060 | | I/O ports | _ | — | ±1 | μA | $\label{eq:VSS} \begin{split} &V{\sf SS} \leq V{\sf PIN} \leq V{\sf DD}, \\ &P{\sf in} \mbox{ at hi-impedance} \end{split}$ |
| D061 | | MCLR, RA4/T0CKI | — | — | ±5 | μA | $Vss \leq VPIN \leq VDD$ |
| D063 | | OSC1 | _ | — | ±5 | μA | Vss \leq VPIN \leq VDD, XT, HS and LP osc configuration |

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt Trigger input. Do not drive the PIC16F84A with an external clock while the device is in RC mode, or chip damage may result.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

4: The user may choose the better of the two specs.

9.2 DC Characteristics: PIC16F84A-04 (Commercial, Industrial) PIC16F84A-20 (Commercial, Industrial) PIC16LF84A-04 (Commercial, Industrial) (Continued)

| | aracteris s Except | tics Power Supply Pins | Operating te | mperati oltage V | ure 0° -40 | C ≤ ⁻ 0°C ≤ ⁻ | hless otherwise stated) TA ≤ +70°C (commercial) TA ≤ +85°C (industrial) cribed in DC specifications |
|--------------|-----------------------|--|--------------|---------------------|---------------|--|---|
| Param No. | Symbol | Characteristic | Min | Тур† | Max | Units | Conditions |
| | Vol | Output Low Voltage | | | | | |
| D080 | | I/O ports | _ | _ | 0.6 | V | IOL = 8.5 mA, VDD = 4.5V |
| D083 | | OSC2/CLKOUT | - | — | 0.6 | V | IOL = 1.6 mA, VDD = 4.5V, (RC mode only) |
| | Vон | Output High Voltage | | | | | |
| D090 | | I/O ports (Note 3) | Vdd-0.7 | — | — | V | IOH = -3.0 mA, VDD = 4.5V |
| D092 | | OSC2/CLKOUT (Note 3) | VDD-0.7 | — | — | V | IOH = -1.3 mA, VDD = 4.5V (RC mode only) |
| | Vod | Open Drain High Voltage | | | | | |
| D150 | | RA4 pin | | — | 8.5 | V | |
| | | Capacitive Loading Specs on Output Pins | | | | | |
| D100 | Cosc2 | OSC2 pin | _ | _ | 15 | pF | In XT, HS and LP modes when external clock is used to drive OSC1 |
| D101 | Сю | All I/O pins and OSC2 (RC mode) | _ | — | 50 | pF | |
| | | Data EEPROM Memory | | | | | |
| D120 | ED | Endurance | 1M | 10M | — | E/W | 25°C at 5V |
| D121 | Vdrw | VDD for read/write | Vmin | — | 5.5 | V | Vміn = Minimum operating voltage |
| D122 | TDEW | Erase/Write cycle time | | 4 | 8 | ms | |
| | | Program FLASH Memory | | | | | |
| D130 | Eр | Endurance | 1000 | 10K | — | E/W | |
| D131 | Vpr | VDD for read | Vmin | — | 5.5 | V | VMIN = Minimum operating voltage |
| D132 | VPEW | VDD for erase/write | 4.5 | - | 5.5 | V | |
| D133 | TPEW | Erase/Write cycle time | — | 4 | 8 | ms | |

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt Trigger input. Do not drive the PIC16F84A with an external clock while the device is in RC mode, or chip damage may result.

- 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
- 3: Negative current is defined as coming out of the pin.
- 4: The user may choose the better of the two specs.

9.3 AC (Timing) Characteristics

9.3.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS

2. TppS

| Т | | | |
|-----------|----------------------------------|---------|---------------------------|
| F | Frequency | Т | Time |
| Lowercase | letters (pp) and their meanings: | | |
| рр | | | |
| 2 | to | OS, OSC | OSC1 |
| ck | CLKOUT | ost | oscillator start-up timer |
| су | cycle time | pwrt | power-up timer |
| io | I/O port | rbt | RBx pins |
| inp | INT pin | tO | TOCKI |
| mp | MCLR | wdt | watchdog timer |
| Uppercase | letters and their meanings: | | |
| S | | | |
| F | Fall | Р | Period |
| Н | High | R | Rise |
| I | Invalid (high impedance) | V | Valid |
| L | Low | Z | High Impedance |

9.3.2 TIMING CONDITIONS


The temperature and voltages specified in Table 9-1 apply to all timing specifications unless otherwise noted. All timings are measured between high and low measurement points as indicated in Figure 9-4. Figure 9-5 specifies the load conditions for the timing specifications.

TABLE 9-1: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

| | Standard Operating Conditions (unless otherwise stated) |
|--------------------|---|
| AC CHARACTERISTICS | Operating temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial |
| AC CHARACTERISTICS | -40°C \leq TA \leq +85°C for industrial |
| | Operating voltage VDD range as described in DC specifications (Section 9.1) |

FIGURE 9-4: PARAMETER MEASUREMENT INFORMATION





9.3.3 TIMING DIAGRAMS AND SPECIFICATIONS




TABLE 9-2: EXTERNAL CLOCK TIMING REQUIREMENTS

| Param No. | Sym | Characteristic | Min | Тур† | Max | Units | Cond | ditions |
|-----------|-------|---|------|--------|--------|-------|------------|-----------|
| | Fosc | External CLKIN Frequency ⁽¹⁾ | DC | | 2 | MHz | XT, RC osc | (-04, LF) |
| | | | DC | — | 4 | MHz | XT, RC osc | (-04) |
| | | | DC | — | 20 | MHz | HS osc | (-20) |
| | | | DC | — | 200 | kHz | LP osc | (-04, LF) |
| | | Oscillator Frequency ⁽¹⁾ | DC | _ | 2 | MHz | RC osc | (-04, LF) |
| | | | DC | — | 4 | MHz | RC osc | (-04) |
| | | | 0.1 | — | 2 | MHz | XT osc | (-04, LF) |
| | | | 0.1 | — | 4 | MHz | XT osc | (-04) |
| | | | 1.0 | — | 20 | MHz | HS osc | (-20) |
| | | | DC | — | 200 | kHz | LP osc | (-04, LF) |
| 1 | Tosc | External CLKIN Period ⁽¹⁾ | 500 | _ | _ | ns | XT, RC osc | (-04, LF) |
| | | | 250 | — | — | ns | XT, RC osc | (-04) |
| | | | 50 | — | — | ns | HS osc | (-20) |
| | | | 5.0 | _ | _ | μs | LP osc | (-04, LF) |
| | | Oscillator Period ⁽¹⁾ | 500 | | _ | ns | RC osc | (-04, LF) |
| | | | 250 | — | — | ns | RC osc | (-04) |
| | | | 500 | — | 10,000 | ns | XT osc | (-04, LF) |
| | | | 250 | — | 10,000 | ns | XT osc | (-04) |
| | | | 50 | — | 1,000 | ns | HS osc | (-20) |
| | | | 5.0 | _ | _ | μs | LP osc | (-04, LF) |
| 2 | Тсү | Instruction Cycle Time ⁽¹⁾ | 0.2 | 4/Fosc | DC | μs | | |
| 3 | TosL, | Clock in (OSC1) High or Low | 60 | | _ | ns | XT osc | (-04, LF) |
| | TosH | Time | 50 | — | — | ns | XT osc | (-04) |
| | | | 2.0 | — | — | μs | LP osc | (-04, LF) |
| | | | 17.5 | — | | ns | HS osc | (-20) |
| 4 | TosR, | Clock in (OSC1) Rise or Fall | 25 | — | _ | ns | XT osc | (-04) |
| | TosF | Time | 50 | — | — | ns | LP osc | (-04, LF) |
| | | | 7.5 | — | — | ns | HS osc | (-20) |

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "Min." values with an external clock applied to the OSC1 pin.

When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.




FIGURE 9-7: CLKOUT AND I/O TIMING

| TABLE 9-3: CLKOUT AND I/O TIMING REQUIREMENTS |
|---|
|---|

| Param No. | Sym | Characteristic | ; | Min | Тур† | Max | Units | Conditions |
|--------------|----------|--|---------------|--------------|------|------------|-------|------------|
| 10 | TosH2ckL | OSC1 [↑] to CLKOUT↓ | Standard | _ | 15 | 30 | ns | (Note 1) |
| 10A | | | Extended (LF) | — | 15 | 120 | ns | (Note 1) |
| 11 | TosH2ckH | OSC1 [↑] to CLKOUT [↑] | Standard | — | 15 | 30 | ns | (Note 1) |
| 11A | | | Extended (LF) | — | 15 | 120 | ns | (Note 1) |
| 12 | TckR | CLKOUT rise time | Standard | — | 15 | 30 | ns | (Note 1) |
| 12A | | | Extended (LF) | — | 15 | 100 | ns | (Note 1) |
| 13 | TckF | CLKOUT fall time | Standard | — | 15 | 30 | ns | (Note 1) |
| 13A | | | Extended (LF) | — | 15 | 100 | ns | (Note 1) |
| 14 | TckL2ioV | CLKOUT \downarrow to Port out valid | | — | — | 0.5TCY +20 | ns | (Note 1) |
| 15 | TioV2ckH | Port in valid before | Standard | 0.30Tcy + 30 | — | — | ns | (Note 1) |
| | | CLKOUT ↑ | Extended (LF) | 0.30Tcy + 80 | — | — | ns | (Note 1) |
| 16 | TckH2iol | Port in hold after CLKOUT ↑ | | 0 | _ | — | ns | (Note 1) |
| 17 | TosH2ioV | OSC1 [↑] (Q1 cycle) to | Standard | — | — | 125 | ns | |
| | | Port out valid | Extended (LF) | — | — | 250 | ns | |
| 18 | TosH2iol | OSC1 [↑] (Q2 cycle) to Port | Standard | 10 | — | — | ns | |
| | | input invalid (I/O in hold time) | Extended (LF) | 10 | - | _ | ns | |
| 19 | TioV2osH | Port input valid to OSC1↑ | Standard | -75 | — | — | ns | |
| | | (I/O in setup time) | Extended (LF) | -175 | - | _ | ns | |
| 20 | TioR | Port output rise time | Standard | — | 10 | 35 | ns | |
| 20A | | | Extended (LF) | — | 10 | 70 | ns | |
| 21 | TioF | Port output fall time | Standard | | 10 | 35 | ns | |
| 21A | | | Extended (LF) | — | 10 | 70 | ns | |
| 22 | TINP | INT pin high | Standard | 20 | — | — | ns | |
| 22A | | or low time | Extended (LF) | 55 | — | — | ns | |
| 23 | Trbp | RB7:RB4 change INT | Standard | Tosc§ | — | — | ns | |
| 23A | | high or low time | Extended (LF) | Tosc§ | — | — | ns | |

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ By design.

Note 1: Measurements are taken in RC mode where CLKOUT output is 4 x Tosc.




FIGURE 9-8: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING

TABLE 9-4:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND
POWER-UP TIMER REQUIREMENTS

| Parameter No. | Sym | Characteristic | Min | Тур† | Max | Units | Conditions |
|------------------|-------|--|-----|----------|-----|-------|--------------------|
| 30 | TmcL | MCLR Pulse Width (low) | 2 | — | | μs | VDD = 5.0V |
| 31 | Twdt | Watchdog Timer Time-out Period (No Prescaler) | 7 | 18 | 33 | ms | VDD = 5.0V |
| 32 | Tost | Oscillation Start-up Timer Period | | 1024Tosc | | ms | Tosc = OSC1 period |
| 33 | TPWRT | Power-up Timer Period | 28 | 72 | 132 | ms | VDD = 5.0V |
| 34 | Tıoz | I/O hi-impedance from MCLR Low or RESET | | _ | 100 | ns | |

† Data in "Typ" column is at 5V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 9-9: TIMER0 CLOCK TIMINGS




TABLE 9-5: TIMER0 CLOCK REQUIREMENTS

| Parameter No. | Sym | Characteristic | | Min | Тур† | Max | Units | Conditions |
|------------------|------|---------------------------|----------------|----------------------|------|-----|-------|--|
| 40 | Tt0H | T0CKI High Pulse Width | No Prescaler | 0.5Tcy + 20 | — | _ | ns | |
| | | | With Prescaler | 50 30 | _ | | - | $2.0V \le VDD \le 3.0V$ $3.0V \le VDD \le 6.0V$ |
| 41 | TtOL | T0CKI Low Pulse Width | No Prescaler | 0.5Tcy + 20 | _ | | ns | |
| | | | With Prescaler | 50 20 | _ | | - | $2.0V \le VDD \le 3.0V$ $3.0V \le VDD \le 6.0V$ |
| 42 | Tt0P | T0CKI Period | | <u>Tcy + 40</u> N | — | _ | ns | N = prescale value (2, 4,, 256) |

† Data in "Typ" column is at 5.0V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.

10.0 DC/AC CHARACTERISTIC GRAPHS

The graphs provided in this section are for **design guidance** and are **not tested**.

In some graphs, the data presented are **outside specified operating range** (i.e., outside specified VDD range). This is for **information only** and devices are ensured to operate properly only within the specified range.

The data presented in this section is a **statistical summary** of data collected on units from different lots over a period of time and matrix samples. 'Typical' represents the mean of the distribution at 25°C. 'Max' or 'Min' represents (mean + 3σ) or (mean - 3σ), respectively, where σ is a standard deviation over the whole temperature range.






FIGURE 10-2: MAXIMUM IDD vs. Fosc OVER VDD (HS MODE, -40° TO +125°C)




FIGURE 10-3: TYPICAL IDD vs. Fosc OVER VDD (XT MODE, 25°C)





FIGURE 10-4: MAXIMUM IDD vs. Fosc OVER VDD (XT MODE, -40° TO +125°C)



© 2001 Microchip Technology Inc.





FIGURE 10-5: TYPICAL IDD vs. Fosc OVER VDD (LP MODE, 25°C)











FIGURE 10-7: AVERAGE FOSC vs. VDD FOR R (RC MODE, C = 22 pF, 25°C)





























FIGURE 10-13: TYPICAL, MINIMUM AND MAXIMUM VOH vs. IOH (VDD = 5V, -40°C TO +125°C)






DS35007B-page 68




TYPICAL, MINIMUM AND MAXIMUM Vol vs. Iol (VDD = 5V, -40°C TO +125°C) **FIGURE 10-15:**




IOL (mA)












11.0 PACKAGING INFORMATION


11.1 Package Marking Information



NNN Alphanumeric traceability code

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.

* Standard PICmicro device marking consists of Microchip part number, year code, week code, and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip sales office. For QTP devices, any special marking adders are included in QTP price. 18-Lead Plastic Dual In-line (P) – 300 mil (PDIP)





| | Units | | INCHES* | | Ν | IILLIMETERS | 6 |
|----------------------------|-------------|------|---------|------|-------|-------------|-------|
| Dimens | sion Limits | MIN | NOM | MAX | MIN | NOM | MAX |
| Number of Pins | n | | 18 | | | 18 | |
| Pitch | р | | .100 | | | 2.54 | |
| Top to Seating Plane | Α | .140 | .155 | .170 | 3.56 | 3.94 | 4.32 |
| Molded Package Thickness | A2 | .115 | .130 | .145 | 2.92 | 3.30 | 3.68 |
| Base to Seating Plane | A1 | .015 | | | 0.38 | | |
| Shoulder to Shoulder Width | E | .300 | .313 | .325 | 7.62 | 7.94 | 8.26 |
| Molded Package Width | E1 | .240 | .250 | .260 | 6.10 | 6.35 | 6.60 |
| Overall Length | D | .890 | .898 | .905 | 22.61 | 22.80 | 22.99 |
| Tip to Seating Plane | L | .125 | .130 | .135 | 3.18 | 3.30 | 3.43 |
| Lead Thickness | С | .008 | .012 | .015 | 0.20 | 0.29 | 0.38 |
| Upper Lead Width | B1 | .045 | .058 | .070 | 1.14 | 1.46 | 1.78 |
| Lower Lead Width | В | .014 | .018 | .022 | 0.36 | 0.46 | 0.56 |
| Overall Row Spacing § | eB | .310 | .370 | .430 | 7.87 | 9.40 | 10.92 |
| Mold Draft Angle Top | α | 5 | 10 | 15 | 5 | 10 | 15 |
| Mold Draft Angle Bottom | β | 5 | 10 | 15 | 5 | 10 | 15 |
| * Controlling Decomptor | | | | | | | |

* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-001 Drawing No. C04-007






| | Units | | INCHES* | | Ν | IILLIMETERS | 5 |
|--------------------------|----------|------|---------|------|-------|-------------|-------|
| Dimensio | n Limits | MIN | NOM | MAX | MIN | NOM | MAX |
| Number of Pins | n | | 18 | | | 18 | |
| Pitch | р | | .050 | | | 1.27 | |
| Overall Height | А | .093 | .099 | .104 | 2.36 | 2.50 | 2.64 |
| Molded Package Thickness | A2 | .088 | .091 | .094 | 2.24 | 2.31 | 2.39 |
| Standoff § | A1 | .004 | .008 | .012 | 0.10 | 0.20 | 0.30 |
| Overall Width | Е | .394 | .407 | .420 | 10.01 | 10.34 | 10.67 |
| Molded Package Width | E1 | .291 | .295 | .299 | 7.39 | 7.49 | 7.59 |
| Overall Length | D | .446 | .454 | .462 | 11.33 | 11.53 | 11.73 |
| Chamfer Distance | h | .010 | .020 | .029 | 0.25 | 0.50 | 0.74 |
| Foot Length | L | .016 | .033 | .050 | 0.41 | 0.84 | 1.27 |
| Foot Angle | ¢ | 0 | 4 | 8 | 0 | 4 | 8 |
| Lead Thickness | С | .009 | .011 | .012 | 0.23 | 0.27 | 0.30 |
| Lead Width | В | .014 | .017 | .020 | 0.36 | 0.42 | 0.51 |
| Mold Draft Angle Top | α | 0 | 12 | 15 | 0 | 12 | 15 |
| Mold Draft Angle Bottom | β | 0 | 12 | 15 | 0 | 12 | 15 |

* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-013 Drawing No. C04-051

20-Lead Plastic Shrink Small Outline (SS) - 209 mil, 5.30 mm (SSOP)



| | Units | | INCHES* | | N | IILLIMETERS | 6 |
|--------------------------|----------|------|---------|------|------|--------------------|--------|
| Dimension | n Limits | MIN | NOM | MAX | MIN | NOM | MAX |
| Number of Pins | n | | 20 | | | 20 | |
| Pitch | р | | .026 | | | 0.65 | |
| Overall Height | А | .068 | .073 | .078 | 1.73 | 1.85 | 1.98 |
| Molded Package Thickness | A2 | .064 | .068 | .072 | 1.63 | 1.73 | 1.83 |
| Standoff § | A1 | .002 | .006 | .010 | 0.05 | 0.15 | 0.25 |
| Overall Width | Е | .299 | .309 | .322 | 7.59 | 7.85 | 8.18 |
| Molded Package Width | E1 | .201 | .207 | .212 | 5.11 | 5.25 | 5.38 |
| Overall Length | D | .278 | .284 | .289 | 7.06 | 7.20 | 7.34 |
| Foot Length | L | .022 | .030 | .037 | 0.56 | 0.75 | 0.94 |
| Lead Thickness | С | .004 | .007 | .010 | 0.10 | 0.18 | 0.25 |
| Foot Angle | ¢ | 0 | 4 | 8 | 0.00 | 101.60 | 203.20 |
| Lead Width | В | .010 | .013 | .015 | 0.25 | 0.32 | 0.38 |
| Mold Draft Angle Top | α | 0 | 5 | 10 | 0 | 5 | 10 |
| Mold Draft Angle Bottom | β | 0 | 5 | 10 | 0 | 5 | 10 |

* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MO-150 Drawing No. C04-072

APPENDIX A: REVISION HISTORY

| Version | Date | Revision Description |
|---------|------|--|
| A | 9/98 | This is a new data sheet. However, the devices described in this data sheet are the upgrades to the devices found in the <i>PIC16F8X Data Sheet</i> , DS30430. |
| В | 8/01 | Added DC and AC Characteristics Graphs and Tables to Section 10. |

APPENDIX B: CONVERSION CONSIDERATIONS

Considerations for converting from one PIC16X8X device to another are listed in Table 1.

| PIC16F84A | | | | |
|---|---|--|--|--|
| Difference | PIC16C84 | PIC16F83/F84 | PIC16CR83/ CR84 | PIC16F84A |
| Program Memory Size | 1K x 14 | 512 x 14 / 1K x 14 | 512 x 14 / 1K x 14 | 1K x 14 |
| Data Memory Size | 36 x 8 | 36 x 8 / 68 x 8 | 36 x 8 / 68 x 8 | 68 x 8 |
| Voltage Range | 2.0V - 6.0V (-40°C to +85°C) | 2.0V - 6.0V (-40°C to +85°C) | 2.0V - 6.0V (-40°C to +85°C) | 2.0V - 5.5V (-40°C to +125°C) |
| Maximum Operating Fre- quency | 10 MHz | 10 MHz | 10 MHz | 20 MHz |
| Supply Current (IDD). See parameter # D014 in the electrical specs for more detail. | $ IDD (typ) = 60 \ \mu A \\ IDD (max) = 400 \ \mu A \\ (LP osc, Fosc = 32 \ kHz, VDD = 2.0V, \\ WDT disabled) $ | $\begin{array}{l} \text{IDD} (\text{typ}) = 15 \ \mu\text{A} \\ \text{IDD} (\text{max}) = 45 \ \mu\text{A} \\ (\text{LP osc, Fosc} = 32 \ \text{kHz}, \\ \text{VDD} = 2.0\text{V}, \\ \text{WDT disabled} \end{array}$ | $\begin{array}{l} \text{IDD} (\text{typ}) = 15 \ \mu\text{A} \\ \text{IDD} (\text{max}) = 45 \ \mu\text{A} \\ (\text{LP osc, Fosc} = 32 \ \text{kHz}, \\ \text{VDD} = 2.0\text{V}, \\ \text{WDT disabled} \end{array}$ | $\begin{array}{l} \text{IDD} (\text{typ}) = 15 \ \mu\text{A} \\ \text{IDD} (\text{max}) = 45 \ \mu\text{A} \\ (\text{LP osc, Fosc} = 32 \ \text{kHz}, \\ \text{VDD} = 2.0\text{V}, \\ \text{WDT disabled} \end{array}$ |
| Power-down Current (IPD). See parameters # D020, D021, and D021A in the electrical specs for more detail. | $\label{eq:PD} \begin{array}{l} \mbox{IPD} \ (typ) = 26 \ \mu A \\ \mbox{IPD} \ (max) = 100 \ \mu A \\ \mbox{(VDD} = 2.0V, \\ \mbox{WDT} \ disabled, \ industrial) \end{array}$ | $\begin{split} & \text{IPD} (\text{typ}) = 0.4 \ \mu\text{A} \\ & \text{IPD} (\text{max}) = 9 \ \mu\text{A} \\ & (\text{VDD} = 2.0\text{V}, \\ & \text{WDT disabled, industrial}) \end{split}$ | $\begin{split} & \text{IPD (typ)} = 0.4 \mu \text{A} \\ & \text{IPD (max)} = 6 \mu \text{A} \\ & (\text{VDD} = 2.0\text{V}, \\ & \text{WDT disabled, industrial)} \end{split}$ | $\label{eq:PD} \begin{array}{l} \text{IPD} (\text{typ}) = 0.4 \ \mu\text{A} \\ \text{IPD} (\text{max}) = 1 \ \mu\text{A} \\ (\text{VDD} = 2.0\text{V}, \\ \text{WDT} \text{ disabled, industrial} \end{array}$ |
| Input Low Voltage (VIL). See parameters # D032 and D034 in the electrical specs for more detail. | VIL (max) = 0.2VDD (OSC1, RC mode) | VIL (max) = 0.1VDD (OSC1, RC mode) | VIL (max) = 0.1VDD (OSC1, RC mode) | VIL (max) = 0.1VDD (OSC1, RC mode) |
| Input High Voltage (VIH). See parameter # D040 in the electrical specs for more detail. | VIH (min) = 0.36 VDD (I/O Ports with TTL, 4.5 V \leq VDD \leq 5.5 V) | VIH (min) = $2.4V$ (I/O Ports with TTL, $4.5V \le VDD \le 5.5V$) | VIH (min) = $2.4V$ (I/O Ports with TTL, $4.5V \le VDD \le 5.5V$) | VIH (min) = $2.4V$ (I/O Ports with TTL, $4.5V \le VDD \le 5.5V$) |
| Data EEPROM Memory Erase/Write cycle time (TDEW). See parameter # D122 in the electrical specs for more detail. | TDEW (typ) = 10 ms TDEW (max) = 20 ms | TDEW (typ) = 10 ms TDEW (max) = 20 ms | TDEW (typ) = 10 ms TDEW (max) = 20 ms | TDEW (typ) = 4 ms TDEW (max) = 8 ms |
| Port Output Rise/Fall time (TioR, TioF). See parameters #20, 20A, 21, and 21A in the elec- trical specs for more detail. | TioR, TioF (max) = 25 ns (C84) TioR, TioF (max) = 60 ns (LC84) | TioR, TioF (max) = 35 ns (C84) TioR, TioF (max) = 70 ns (LC84) | TioR, TioF (max) = 35 ns (C84) TioR, TioF (max) = 70 ns (LC84) | TioR, TioF (max) = 35 ns (C84) TioR, TioF (max) = 70 ns (LC84) |
| MCLR on-chip filter. See parameter #30 in the electrical specs for more detail. | No | Yes | Yes | Yes |
| PORTA and crystal oscil- lator values less than 500 kHz | For crystal oscillator con- figurations operating below 500 kHz, the device may generate a spurious internal Q-clock when PORTA<0> switches state. | N/A | N/A | N/A |
| RB0/INT pin | TTL | TTL/ST* (*Schmitt Trigger) | TTL/ST* (*Schmitt Trigger) | TTL/ST* (*Schmitt Trigger) |

TABLE 1:CONVERSION CONSIDERATIONS - PIC16C84, PIC16F83/F84, PIC16CR83/CR84,
PIC16F84A

TABLE 1:CONVERSION CONSIDERATIONS - PIC16C84, PIC16F83/F84, PIC16CR83/CR84,
PIC16F84A (CONTINUED)

| Difference | PIC16C84 | PIC16F83/F84 | PIC16CR83/ CR84 | PIC16F84A |
|--|--|--------------------|--------------------------------|--------------------------------|
| EEADR<7:6> and IDD | It is recommended that the EEADR<7:6> bits be cleared. When either of these bits is set, the maxi- mum IDD for the device is higher than when both are cleared. | N/A | N/A | N/A |
| The polarity of the PWRTE bit | PWRTE | PWRTE | PWRTE | PWRTE |
| Recommended value of REXT for RC oscillator circuits | Rext = 3kΩ - 100kΩ | Rext = 5kΩ - 100kΩ | $REXT = 5k\Omega - 100k\Omega$ | $Rext = 3k\Omega - 100k\Omega$ |
| GIE bit unintentional enable | If an interrupt occurs while the Global Interrupt Enable (GIE) bit is being cleared, the GIE bit may unintentionally be re- enabled by the user's Interrupt Service Routine (the RETFIE instruction). | N/A | N/A | N/A |
| Packages | PDIP, SOIC | PDIP, SOIC | PDIP, SOIC | PDIP, SOIC, SSOP |
| Open Drain High Voltage (VoD) | 14V | 12V | 12V | 8.5V |

APPENDIX C: MIGRATION FROM BASELINE TO MID-RANGE DEVICES

This section discusses how to migrate from a baseline device (i.e., PIC16C5X) to a mid-range device (i.e., PIC16CXXX).

The following is the list of feature improvements over the PIC16C5X microcontroller family:

- Instruction word length is increased to 14-bits. This allows larger page sizes, both in program memory (2K now as opposed to 512K before) and the register file (128 bytes now versus 32 bytes before).
- 2. A PC latch register (PCLATH) is added to handle program memory paging. PA2, PA1 and PA0 bits are removed from the STATUS register and placed in the OPTION register.
- 3. Data memory paging is redefined slightly. The STATUS register is modified.
- 4. Four new instructions have been added: RETURN, RETFIE, ADDLW, and SUBLW. Two instructions, TRIS and OPTION, are being phased out, although they are kept for compatibility with PIC16C5X.
- 5. OPTION and TRIS registers are made addressable.
- 6. Interrupt capability is added. Interrupt vector is at 0004h.
- 7. Stack size is increased to eight-deep.
- 8. RESET vector is changed to 0000h.
- RESET of all registers is revisited. Five different RESET (and wake-up) types are recognized. Registers are reset differently.
- 10. Wake-up from SLEEP through interrupt is added.
- 11. Two separate timers, the Oscillator Start-up Timer (OST) and Power-up Timer (PWRT), are included for more reliable power-up. These timers are invoked selectively to avoid unnecessary delays on power-up and wake-up.
- 12. PORTB has weak pull-ups and interrupt-onchange features.
- 13. T0CKI pin is also a port pin (RA4/T0CKI).
- 14. FSR is a full 8-bit register.
- 15. "In system programming" is made possible. The user can program PIC16CXX devices using only five pins: VDD, VSS, VPP, RB6 (clock) and RB7 (data in/out).

To convert code written for PIC16C5X to PIC16F84A, the user should take the following steps:

- 1. Remove any program memory page select operations (PA2, PA1, PA0 bits) for CALL, GOTO.
- 2. Revisit any computed jump operations (write to PC or add to PC, etc.) to make sure page bits are set properly under the new scheme.
- 3. Eliminate any data memory page switching. Redefine data variables for reallocation.
- 4. Verify all writes to STATUS, OPTION, and FSR registers since these have changed.
- 5. Change RESET vector to 0000h.

INDEX

Α

| Absolute Maximum Ratings | 49 |
|-----------------------------|----|
| AC (Timing) Characteristics | 55 |
| Architecture, Block Diagram | 3 |
| Assembler | |
| MPASM Assembler | 43 |
| | |

В

| Banking, Data Memory6 Block Diagrams |
|---|
| Crystal/Ceramic Resonator Operation |
| External Clock Input Operation |
| External Power-on Reset Circuit |
| Interrupt Logic |
| On-Chip Reset |
| PIC16F84A |
| PORTA |
| RA3:RA0 Pins 15 |
| RA4 Pins15 |
| PORTB |
| RB3:RB0 Pins 17 |
| RB7:RB4 Pins 17 |
| RC Oscillator Mode |
| Timer019 |
| Timer0/WDT Prescaler |
| Watchdog Timer (WDT) 31 |

С

| C (Carry) bit | 8 |
|--|--------|
| CLKIN Pin | |
| CLKOUT Pin | 4 |
| Code Examples | |
| Clearing RAM Using Indirect Addressing | 11 |
| Data EEPOM Write Verify | 14 |
| Indirect Addressing | 11 |
| Initializing PORTA | |
| Initializing PORTB | 17 |
| Reading Data EEPROM | 14 |
| Saving STATUS and W Registers in RAM | |
| Writing to Data EEPROM | 14 |
| Code Protection | 21, 33 |
| Configuration Bits | |
| Configuration Word | 21 |
| Conversion Considerations | |

D

| Data EEPROM Memory | 13 |
|----------------------------------|------------|
| Associated Registers | 14 |
| EEADR Register | .7, 13, 25 |
| EECON1 Register | 7, 13, 25 |
| EECON2 Register | 7, 13, 25 |
| EEDATA Register | .7, 13, 25 |
| Write Complete Enable (EEIE Bit) | |
| Write Complete Flag (EEIF Bit) | 29 |
| Data EEPROM Write Complete | |
| Data Memory | 6 |
| Bank Select (RP0 Bit) | |
| Banking | 6 |
| DC Bit | 8 |
| DC Characteristics | 51, 53 |
| Development Support | |
| Device Overview | |

Е

| EECON1 Register |
|---|
| EEIF Bit |
| Electrical Characteristics |
| Load Conditions |
| Parameter Measurement Information |
| PIC16F84A-04 Voltage-Frequency Graph 50 |
| PIC16F84A-20 Voltage-Frequency Graph 50 |
| PIC16LF84A-04 Voltage-Frequency Graph 50 |
| Temperature and Voltage Specifications - AC 56 |
| Endurance 1 |
| Errata2 |
| External Clock Input (RA4/T0CKI). See Timer0 |
| External Interrupt Input (RB0/INT). See Interrupt Sources |
| External Power-on Reset Circuit |
| F |
| - Firmware Instructions |
| Firmware instructions |
| l |
| I/O Ports |
| ICEPIC In-Circuit Emulator |
| ID Locations |
| In-Circuit Serial Programming (ICSP)21, 33 |
| INDF Register |
| Indirect Addressing |
| FSR Register |
| INDF Register |
| Instruction Format |
| Instruction Set |
| ADDLW |
| ADDWF |
| ANDLW |
| ANDWF |
| BCF |
| BSF |
| BTFSC |
| BTFSS |
| CALL |
| CLRF |
| CLRW |
| CLRWDT |
| COMF |
| DECF |
| DECFSZ |
| GOTO |
| INCF |
| INCFSZ 39 |
| IORLW |
| IORWF |
| MOVF 40 |
| MOVLW 40 |
| MOVWF |
| NOP |
| RETFIE 40 |
| RETLW 40 |
| RETURN 40 |
| RLF 41 |
| RRF 41 |
| SLEEP 41 |
| SUBLW |
| SUBWF 41 |
| SWAPF |
| XORLW 42 |
| |

| XORWF |
|--|
| Summary Table |
| INT Interrupt (RB0/INT) |
| INTCON Register |
| EEIE Bit |
| GIE Bit |
| INTE Bit |
| INTF Bit |
| PEIE Bit10 |
| RBIE Bit |
| RBIF Bit |
| TOIE Bit |
| TOIF Bit |
| Interrupt Sources |
| Block Diagram |
| Data EEPROM Write Complete |
| Interrupt-on-Change (RB7:RB4)4, 17, 29, 32 |
| RB0/INT Pin, External |
| TMR0 Overflow |
| Interrupts, Context Saving During |
| Interrupts, Enable Bits |
| Data EEPROM Write Complete Enable |
| (EEIE Bit) |
| Global Interrupt Enable (GIE Bit) |
| Interrupt-on-Change (RB7:RB4) Enable |
| (RBIE Bit) |
| Peripheral Interrupt Enable (PEIE Bit) |
| RB0/INT Enable (INTE Bit) |
| TMR0 Overflow Enable (T0IE Bit) |
| Interrupts, Flag Bits |
| Data EEPROM Write Complete Flag |
| (EEIF Bit) |
| Interrupt-on-Change (RB7:RB4) Flag |
| (RBIF Bit) |
| RB0/INT Flag (INTF Bit)10 |
| TMR0 Overflow Flag (T0IF Bit) |
| IRP bit |
| |

Κ

| KEELOQ | Evaluation | and Programmin | g Tools | 4 | 6 |
|--------|------------|----------------|---------|---|---|
| | | | | | |

Μ

| Master Clear (MCLR) | |
|---|--------|
| MCLR Pin | 4 |
| MCLR Reset, Normal Operation | 24 |
| MCLR Reset, SLEEP | 24, 32 |
| Memory Organization | 5 |
| Data EEPROM Memory | 13 |
| Data Memory | 6 |
| Program Memory | 5 |
| Migration from Baseline to Mid-Range Devices | 78 |
| MPLAB C17 and MPLAB C18 C Compilers | |
| MPLAB ICD In-Circuit Debugger | 45 |
| MPLAB ICE High Performance Universal In-Circuit | |
| Emulator with MPLAB IDE | 44 |
| MPLAB Integrated Development Environment | |
| Software | |
| MPLINK Object Linker/MPLIB Object Librarian | |
| 0 | |
| OPCODE Field Descriptions | 35 |
| OPTION Register | |
| INTEDG Bit | 9 |
| PS2:PS0 Bits | 9 |

| | 0 |
|--|-------------|
| TOCS Bit | |
| T0SE Bit | |
| OPTION_REG Register7, | 18, 20, 25 |
| INTEDG Bit | 29 |
| PS2:PS0 Bits | 19 |
| PSA Bit | |
| OSC1 Pin | |
| OSC2 Pin | |
| Oscillator Configuration | |
| Block Diagram | 22, 23 |
| Capacitor Selection for Ceramic Resonators | 22 |
| Capacitor Selection for Crystal Oscillator | 23 |
| Crystal Oscillator/Ceramic Resonators | 22 |
| Н\$ | 22, 28 |
| LP | |
| Oscillator Types | |
| RC | .22, 23, 28 |
| XT | |
| | |

Ρ

| Packaging Information | |
|---|------|
| Marking PD Bit | |
| PICDEM 1 Low Cost PICmicro | 0 |
| Demonstration Board | 45 |
| PICDEM 17 Demonstration Board | |
| PICDEM 17 Demonstration Board | 40 |
| Demonstration Board | 15 |
| PICDEM 3 Low Cost PIC16CXXX | 45 |
| Demonstration Board | 46 |
| PICSTART Plus Entry Level Development | 40 |
| Programmer | 45 |
| Pinout Descriptions | |
| Pointer, FSR | |
| POR. See Power-on Reset | |
| PORTA | . 15 |
| Associated Registers | / |
| Functions | |
| Initializing | |
| PORTA Register | |
| RA3:RA0 Block Diagram | |
| RA4 Block Diagram | 15 |
| RA4/T0CKI Pin | |
| TRISA Register | |
| PORTB4 | |
| Associated Registers | 18 |
| Functions | 18 |
| Initializing | 17 |
| PORTB Register 7, 17, 18 | , 25 |
| Pull-up Enable Bit (RBPU Bit) | |
| RB0/INT Edge Select (INTEDG Bit) | |
| RB0/INT Pin, External4, 18 | |
| RB3:RB0 Block Diagram | |
| RB7:RB4 Block Diagram | |
| RB7:RB4 Interrupt-on-Change4, 17 | , 29 |
| RB7:RB4 Interrupt-on-Change | |
| Enable (RBIE Bit) | 10 |
| RB7:RB4 Interrupt-on-Change | |
| Flag (RBIF Bit)10 | |
| TRISB Register | , 25 |
| Postscaler, WDT | ~ |
| Assignment (PSA Bit) | |
| Rate Select (PS2:PS0 Bits) | 9 |
| Postscaler. See Prescaler | |
| Power-down (PD) Bit. See Power-on Reset (POR) | |
| Power-down Mode. See SLEEP | |

| Power-on Reset (POR)21, 24, 26 |
|--|
| Oscillator Start-up Timer (OST) 21, 26 |
| PD Bit |
| Power-up Timer (PWRT) 21, 26 |
| Time-out Sequence28 |
| Time-out Sequence on Power-up 27, 28 |
| TO Bit8, 24, 28, 30, 32, 33 |
| Prescaler19 |
| Assignment (PSA Bit)19 |
| Block Diagram20 |
| Rate Select (PS2:PS0 Bits) 19 |
| Switching Prescaler Assignment20 |
| Prescaler, Timer0 |
| |
| Assignment (PSA Bit)9 |
| Rate Select (PS2:PS0 Bits)9 |
| Assignment (PSA Bit) |
| Rate Select (PS2:PS0 Bits) 9 PRO MATE II Universal Device Programmer 45 Program Counter 11 |
| Rate Select (PS2:PS0 Bits) 9 PRO MATE II Universal Device Programmer 45 Program Counter 11 PCL Register 7, 11, 25 |
| Rate Select (PS2:PS0 Bits) 9 PRO MATE II Universal Device Programmer 45 Program Counter 11 PCL Register 7, 11, 25 PCLATH Register 7, 11, 25 |
| Rate Select (PS2:PS0 Bits) 9 PRO MATE II Universal Device Programmer 45 Program Counter 11 PCL Register 7, 11, 25 PCLATH Register 7, 11, 25 Reset Conditions 24 |
| Rate Select (PS2:PS0 Bits) 9 PRO MATE II Universal Device Programmer 45 Program Counter 11 PCL Register 7, 11, 25 PCLATH Register 7, 11, 25 Reset Conditions 24 Program Memory 5 |
| Rate Select (PS2:PS0 Bits) 9 PRO MATE II Universal Device Programmer 45 Program Counter 11 PCL Register 7, 11, 25 PCLATH Register 7, 11, 25 Reset Conditions 24 Program Memory 5 General Purpose Registers 6 |
| Rate Select (PS2:PS0 Bits) 9 PRO MATE II Universal Device Programmer 45 Program Counter 11 PCL Register 7, 11, 25 PCLATH Register 7, 11, 25 Reset Conditions 24 Program Memory 5 General Purpose Registers 6 Interrupt Vector 5, 29 |
| Rate Select (PS2:PS0 Bits) 9 PRO MATE II Universal Device Programmer 45 Program Counter 11 PCL Register 7, 11, 25 PCLATH Register 7, 11, 25 Reset Conditions 24 Program Memory 5 General Purpose Registers 6 Interrupt Vector 5, 29 RESET Vector 5 |
| Rate Select (PS2:PS0 Bits) 9 PRO MATE II Universal Device Programmer 45 Program Counter 11 PCL Register 7, 11, 25 PCLATH Register 7, 11, 25 Reset Conditions 24 Program Memory 5 General Purpose Registers 6 Interrupt Vector 5, 29 |

R

| RAM. See Data Memory | |
|--|---|
| Register File | ; |
| Register File Map 6 | |
| Registers | |
| Configuration Word 21 | |
| EECON1 (EEPROM Control)13 | 5 |
| INTCON 10 |) |
| OPTION9 | |
| STATUS | 5 |
| Reset | ŀ |
| Block Diagram24, 26 |) |
| MCLR Reset. See MCLR | |
| Power-on Reset (POR). See Power-on Reset (POR) | |
| Reset Conditions for All Registers |) |
| Reset Conditions for Program Counter24 | ŀ |
| Reset Conditions for STATUS Register 24 | ł |
| WDT Reset. See Watchdog Timer (WDT) | |
| Revision History | 5 |
| RP1:RP0 (Bank Select) bits | 5 |
| | |

S

| Saving W Register and STATUS in RA | AM 30 |
|------------------------------------|------------------------|
| SLEEP | |
| Software Simulator (MPLAB SIM) | |
| Special Features of the CPU | |
| Special Function Registers | |
| Speed, Operating | |
| Stack | |
| STATUS Register | |
| C Bit | |
| DC Bit | 8 |
| PD Bit | 8, 24, 28, 32, 33 |
| RESET Conditions | |
| RP0 Bit | 6 |
| TO Bit | .8, 24, 28, 30, 32, 33 |
| Z Bit | |
| | |

т

| Timer0 |
|--|
| Clock Source Edge Select (T0SE Bit) |
| Overflow Enable (T0IE Bit) |
| Overflow Flag (T0IF Bit) |
| Overflow Interrupt |
| Prescaler. See Prescaler |
| RA4/T0CKI Pin, External Clock 19 |
| TMR0 Register |
| Timing Conditions |
| Timing Diagrams |
| CLKOUT and I/O 58 |
| Diagrams and Specifications 57 |
| CLKOUT and I/O Requirements 58 |
| External Clock Requirements 57 |
| RESET, Watchdog Timer, Oscillator Start-up |
| Timer and Power-up |
| Timer Requirements59 |
| Timer0 Clock Requirements 60 |
| External Clock 57 |
| RESET, Watchdog Timer, Oscillator Start-up |
| Timer and Power-up Timer 59 |
| Time-out Sequence on Power-up27, 28 |
| Timer0 Clock 60 |
| Wake-up From SLEEP Through Interrupt 32 |
| Timing Parameter Symbology |
| TO bit |
| W |
| W Register |
| Wake-up from SLEEP |
| Interrupts |

| Interrupts | |
|-----------------------------|--------|
| MCLR Reset | 32 |
| WDT Reset | 32 |
| Watchdog Timer (WDT) | 21, 30 |
| Block Diagram | |
| Postscaler. See Prescaler | |
| Programming Considerations | |
| RC Oscillator | 30 |
| Time-out Period | 30 |
| WDT Reset, Normal Operation | |
| WDT Reset, SLEEP | |
| WWW, On-Line Support | |
| | |

Ζ

| Z (Zero) bit 8 |
|----------------|
|----------------|

NOTES:

ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web (WWW) site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape[®] or Microsoft[®] Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked
 Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- · Listing of seminars and events

Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits.The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-480-792-7302 for the rest of the world.

013001

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

| To: | Technical Publications Manager | Total Pages Sent |
|--------|---|-----------------------------------|
| RE: | Reader Response | |
| From: | : Name | |
| | Company | |
| | | |
| | City / State / ZIP / Country | |
| Applic | Telephone: () cation (optional): | FAX: () |
| | | |
| | d you like a reply?YN | |
| Device | ce: PIC16F84A Literature Number: DS3 | 5007B |
| Quest | stions: | |
| 1. W | Vhat are the best features of this document? | |
| | | |
| | | |
| 2. Ho | low does this document meet your hardware and software | e development needs? |
| | | |
| _ | | |
| 3. Do | Do you find the organization of this data sheet easy to follo | ow? If not, why? |
| | | |
| 4 14 | | and the structure and subject0 |
| 4. W | Vhat additions to the data sheet do you think would enhar | ice the structure and subject? |
| _ | | |
| 5. W | Vhat deletions from the data sheet could be made without | affecting the overall usefulness? |
| J. W | what deletions from the data sheet could be made without | |
| | | |
| 6. Is | s there any incorrect or misleading information (what and | where)? |
| 0. 10 | | |
| | | |
| 7. He | low would you improve this document? | |
| | | |
| | | |
| 8. H | low would you improve our software, systems, and silicon | products? |
| _ | | |
| | | |

PIC16F84A PRODUCT IDENTIFICATION SYSTEM

To order or obtain information (e.g., on pricing or delivery) refer to the factory or the listed sales office.

| PART NO. | -XX X /XX XXX Trequency Temperature Package Pattern Range Range | Examples: a) PIC16F84A -04/P 301 = Commercial temp., PDIP package, 4 MHz, normal VDD limits, QTP pattern #301. |
|----------------------|--|---|
| Device | PIC16F84A ⁽¹⁾ , PIC16F84AT ⁽²⁾ PIC16LF84A ⁽¹⁾ , PIC16LF84AT ⁽²⁾ | b) PIC16LF84A - 04I/SO = Industrial temp., SOIC package, 200 kHz, Extended VDD limits. |
| Frequency Range | 04 = 4 MHz 20 = 20 MHz | c) PIC16F84A - 20I/P = Industrial temp., PDIP package, 20 MHz, normal VDD limits. |
| Temperature Range | $\begin{array}{rcl} - & = & 0^{\circ}\text{C} & \text{to} & +70^{\circ}\text{C} \\ \text{I} & = & -40^{\circ}\text{C} & \text{to} & +85^{\circ}\text{C} \end{array}$ | |
| Package | P = PDIP SO = SOIC (Gull Wing, 300 mil body) SS = SSOP | Note1: F= Standard VDD rangeLF= Extended VDD range2: T= in tape and reel - SOIC and SSOP packages only. |
| Pattern | QTP, SQTP, ROM Code (factory specified) or Special Requirements . Blank for OTP and Windowed devices. | |

Sales and Support

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
- 3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

New Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Rocky Mountain 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-7456

Atlanta 500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

Austin - Analog 13740 North Highway 183

Building J, Suite 4 Austin, TX 78750 Tel: 512-257-3370 Fax: 512-257-8526

Boston 2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Boston - Analog Unit A-8-1 Millbrook Tarry Condominium 97 Lowell Road

Concord, MA 01742 Tel: 978-371-6400 Fax: 978-371-0050 **Chicago**

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas 4570 Westgrove Drive, Suite 160

Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924 **Dayton**

Two Prestige Place, Suite 130 Miamisburg, OH 45342 Tel: 937-291-1654 Fax: 937-291-9175

Detroit Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

Los Angeles 18201 Von Karman, Suite 1090 Irvine, CA 92612

Tel: 949-263-1888 Fax: 949-263-1338 New York

150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335

San Jose Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955 **Toronto**

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd Suite 22, 41 Rawson Street Epping 2121, NSW Australia Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 China - Beijing Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office Unit 915 Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104 China - Chengdu Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-6766200 Fax: 86-28-6766599 China - Fuzhou Microchip Technology Consulting (Shanghai) Co., Ltd., Fuzhou Liaison Office Rm. 531, North Building Fujian Foreign Trade Center Hotel 73 Wusi Road Fuzhou 350001, China Tel: 86-591-7557563 Fax: 86-591-7557572 China - Shanghai Microchip Technology Consulting (Shanghai) Co., Ltd.

Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060 **China - Shenzhen**

Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1315, 13/F, Shenzhen Kerry Centre, Renminnan Lu Shenzhen 518001, China Tel: 86-755-2350361 Fax: 86-755-2366086 Hong Kong Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 India Microchip Technology Inc. India Liaison Office **Divyasree Chambers** 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471-6166 Fax: 81-45-471-6122 Korea Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5934 Singapore Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-334-8870 Fax: 65-334-8850 Taiwan Microchip Technology Taiwan 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Denmark Microchip Technology Denmark ApS Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910 France Arizona Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany Arizona Microchip Technology GmbH Gustav-Heinemann Ring 125 D-81739 Munich, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44 Germany - Analog Lochhamer Strasse 13 D-82152 Martinsried, Germany Tel: 49-89-895650-0 Fax: 49-89-895650-22 Italy Arizona Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-039-65791-1 Fax: 39-039-6899883 United Kingdom Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820

08/01/01